Accelerator Design with Effective Resource Utilization for Binary Convolutional Neural Networks on an FPGA

被引：2
|
作者：
Kim, Sunwoong [1 ]
Rutenbar, Rob A. [2 ,3 ]
机构：
[1] Univ Illinois, Dept Comp Sci, Champaign, IL 61820 USA
[2] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA
[3] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA USA
来源：
PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018) | 2018年
关键词：
D O I：
10.1109/FCCM.2018.00052
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：218 / 218
页数：1
相关论文
共 50 条
  • [1] A Resource-Efficient Inference Accelerator for Binary Convolutional Neural Networks
    Kim, Tae-Hwan
    Shin, Jihoon
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 451 - 455
  • [2] A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks
    Li, Yixing
    Liu, Zichuan
    Xu, Kai
    Yu, Hao
    Ren, Fengbo
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (02)
  • [3] A Scalable FPGA Accelerator for Convolutional Neural Networks
    Xu, Ke
    Wang, Xiaoyun
    Fu, Shihang
    Wang, Dong
    [J]. ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 3 - 14
  • [4] A Convolutional Accelerator for Neural Networks With Binary Weights
    Ardakani, Arash
    Condo, Carlo
    Gross, Warren J.
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [5] Optimizing Accelerator on FPGA for Deep Convolutional Neural Networks
    Dong, Yong
    Hu, Wei
    Wang, Yonghao
    Jiao, Qiang
    Chen, Shuang
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2020, PT II, 2020, 12453 : 97 - 110
  • [6] Efficient Utilization of FPGA Multipliers for Convolutional Neural Networks
    Boulasikis, M. A.
    Birbas, M.
    Tsafas, N.
    Kanakaris, N.
    [J]. 2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
  • [7] An Efficient Hardware Accelerator for Block Sparse Convolutional Neural Networks on FPGA
    Yin, Xiaodi
    Wu, Zhipeng
    Li, Dejian
    Shen, Chongfei
    Liu, Yu
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (02) : 158 - 161
  • [8] An FPGA-based Accelerator Implementation for Deep Convolutional Neural Networks
    Zhou, Yongmei
    Jiang, Jingfei
    [J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 829 - 832
  • [9] Composite FPGA-based Accelerator for Deep Convolutional Neural Networks
    HuanZhang
    YuanYang
    YangXiao
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [10] A FPGA-based Hardware Accelerator for Multiple Convolutional Neural Networks
    Yao, Yuchen
    Duan, Qinghua
    Zhang, Zhiqian
    Gao, Jiabao
    Wang, Jian
    Yang, Meng
    Tao, Xinxuan
    Lai, Jinmei
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1075 - 1077
12345