Run-time voltage hopping for low-power real-time systems

被引：0
|
作者：
Lee, S [1 ]
Sakurai, T
机构：
[1] Univ Tokyo, Ctr Collaborat Res, Tokyo, Japan
[2] Univ Tokyo, Inst Ind Sci, Tokyo, Japan
来源：
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000 | 2000年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel run-time dynamic voltage scaling scheme for low-power real-time systems. It employs software feedback control of supply voltage, which is applicable to off-the-shelf processors. It avoids interface problems fi om variable clock frequency. It provides efficient power reduction by fully exploiting slack time arising from workload variation. Using software analysis environment, the proposed scheme is shown to achieve 80 similar to 94% power reduction for typical real-time multimedia applications.
引用
收藏
页码：806 / 809
页数：4
相关论文
共 50 条
  • [1] Energy-constrained VDD hopping scheme with run-time power estimation for low-power real-time VLSI systems
    Lee, S
    Lee, S
    Sakurai, T
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 601 - 620
  • [2] Run-time guarantees for real-time systems
    Wilhelm, R
    [J]. FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2003, 2791 : 166 - 167
  • [3] Low-power design for real-time systems
    Cheng, ST
    Chen, CM
    Hwang, JW
    [J]. ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3: THEME: TRENDS IN INFORMATION SYSTEMS ENGINEERING AND WIRELESS MULTIMEDIA COMMUNICATIONS, 1997, : 1746 - 1750
  • [4] Low-power design for real-time systems
    Cheng, ST
    Chen, CM
    Hwang, JW
    [J]. REAL-TIME SYSTEMS, 1998, 15 (02) : 131 - 148
  • [5] Low-Power Design for Real-Time Systems
    Sheng-Tzong Cheng
    Chia-Mei Chen
    Jing-Wen Hwang
    [J]. Real-Time Systems, 1998, 15 : 131 - 148
  • [6] Hard Real-time Scheduling for Parallel Run-time Systems
    Dinda, Peter
    Wang, Xiaoyang
    Wang, Jinghang
    Beauchene, Chris
    Hetland, Conor
    [J]. HPDC '18: PROCEEDINGS OF THE 27TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, 2018, : 14 - 26
  • [7] Run-time FPGA reconfiguration for power-/cost-optimized real-time systems
    Becker, Juergen
    Huebner, Michael
    Ullmann, Michael
    [J]. VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 119 - +
  • [8] Run-time detection of tasking deadlocks in real-time systems with the Ada 95 annex of real-time systems
    Cheng, Jingde
    [J]. RELIABLE SOFTWARE TECHNOLOGIES - ADA - EUROPE 2006, PROCEEDINGS, 2006, 4006 : 167 - 178
  • [9] Synthesis techniques for low-power hard real-time systems on variable voltage processors
    Hong, IK
    Qu, G
    Potkonjak, M
    Srivastava, MB
    [J]. 19TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1998, : 178 - 187
  • [10] Run-Time Simulator for distributed real-time processing
    Paik, E
    Chang, JH
    Lee, D
    Jun, KP
    [J]. PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 1949 - 1954
12345