Chip Package Interaction (CPI) Reliability of Low-k/ULK Interconnect with Lead Free Technology

被引:6
|
作者
Fu, Lei [1 ]
Su, Michael [1 ]
Anand, Ashok [1 ]
Goh, Edwin [1 ]
Kuechenmeister, Frank [2 ]
机构
[1] Adv Micro Devices Inc, 5204 E Ben White Blvd, Austin, TX 78741 USA
[2] Globalfounderies, D-01109 Dresden, Germany
关键词
D O I
10.1109/ECTC.2010.5490771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The introduction of low-k/ultra-low-k (ULK) dielectric materials to accommodate the continuous scaling-down of the feature sizes of IC chips to improve the device density and performance of the ultra-large scale integrated (ULSI) circuits represents great silicon and packaging integration challenges due to the weak mechanical properties of interlayer dielectric material (ILD). Implementation of crackstop and improve low-k/ULK mechanical properties are very effective to protect ILD crack propagation and delamination. Finite element analysis (FEA) simulation and Shadow Moire measurements showed higher die stress with lead free bumps. Reflow simulated Shadow Moire measurements show a large warpage change from 150 degrees C to 25 degrees C, good control of the ramp rate is needed. Die warpage releases 50% after 30 days.
引用
收藏
页码:1613 / 1617
页数:5
相关论文
共 50 条
  • [1] Chip package interaction in ultra low-k/copper interconnect technology
    Liu, X. H.
    Shaw, T. M.
    Liniger, E. G.
    Lane, M. W.
    Bonilla, G.
    Doyle, J. P.
    Herbst, Bw.
    Questad, D. L.
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 38 - 39
  • [2] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package
    Uchibori, C. J.
    Lee, Michael
    Zhang, Xuefeng
    Ho, P. S.
    Nakamura, T.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
  • [3] Investigation of interconnect design on Chip package interaction and mechanical reliability of Cu/low-k multi-layer interconnects in flip chip package
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Ho, Paul S.
    Nakamura, Tomoji
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 150 - 152
  • [4] Impact of Chip Package Interaction on Cu/Ultra low-k interconnect delamination in Flip Chip Package with large die
    Uchibori, Chihiro J.
    Lee, Michael
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 217 - 219
  • [5] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Ho, Paul S.
    Nakamura, T.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +
  • [6] Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability
    Tsao, PH
    Huang, C
    Lii, MJ
    Su, B
    Tsai, NS
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 767 - 769
  • [7] Chip-to-package interaction for a 90 nm Cu/PECVD Low-k technology
    Landers, W
    Edelstein, D
    Clevenger, L
    Das, S
    Yang, CC
    Aoki, T
    Beaulieu, F
    Casey, J
    Cowley, A
    Cullinan, M
    Daubenspeck, T
    Davis, C
    Demarest, J
    Duchesne, E
    Guerin, L
    Hawken, D
    Ivers, T
    Lane, M
    Liu, X
    Lombardi, T
    McCarthy, C
    Muzzy, C
    Nadeau-Filteau, J
    Questad, D
    Sauter, W
    Shaw, T
    Wright, J
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 108 - 110
  • [8] Reliability of low-k interconnect dielectrics
    Haase, Gaddi
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 35 - 35
  • [9] Chip-Packaging Interaction in Cu/Very Low-k Interconnect
    Wei, Hsiu-Ping
    Tsai, Hao-Yi
    Liu, Yu-Wen
    Chen, Hsien-Wei
    Jeng, Shin-Puu
    Yu, Douglas C. H.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 143 - 145
  • [10] Chip-Package Interactions: Some Combined Package Effects on Copper/Low-k Interconnect Delaminations
    Fiori, Vincent
    Gallois-Garreignot, Sebastien
    Tavernier, Clement
    Jaouen, Herve
    Juge, Andre
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 713 - 718