共 50 条
- [1] Chip package interaction in ultra low-k/copper interconnect technology ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 38 - 39
- [2] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
- [3] Investigation of interconnect design on Chip package interaction and mechanical reliability of Cu/low-k multi-layer interconnects in flip chip package PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 150 - 152
- [4] Impact of Chip Package Interaction on Cu/Ultra low-k interconnect delamination in Flip Chip Package with large die PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 217 - 219
- [5] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +
- [6] Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 767 - 769
- [7] Chip-to-package interaction for a 90 nm Cu/PECVD Low-k technology PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 108 - 110
- [8] Reliability of low-k interconnect dielectrics 2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 35 - 35
- [9] Chip-Packaging Interaction in Cu/Very Low-k Interconnect PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 143 - 145
- [10] Chip-Package Interactions: Some Combined Package Effects on Copper/Low-k Interconnect Delaminations ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 713 - 718