Energy consumption measurement technique for automatic instruction set characterization of embedded processors

被引:0
|
作者
Wendt, M. [1 ]
Grumer, M. [1 ]
Steger, C. [1 ]
Weiss, R. [1 ]
Neffe, U. [2 ]
Muehlberger, A. [2 ]
机构
[1] Graz Univ Technol, Inst Tech Informat, Inffeldgasse 16, A-8010 Graz, Austria
[2] NXP Semicond, A-8101 Gratkorn, Austria
关键词
software energy estimation; processor characterization; current measurement; clock driven sampling; energy driven sampling;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The steadily increasing performance of mobile devices implies also a rise in power consumption. To counteract this trend it is mandatory to accomplish software power optimizations based on accurate power consumption models characterized for the processor. This paper presents an environment for automated instruction set characterization based on physical power measurements. For an accurate current measurement a high performance sampling technique has been established, which can be either clock or energy driven. The performance of those techniques is analyzed and the advantages over the conventional solution of a series resistor are discussed.
引用
收藏
页码:1419 / +
页数:2
相关论文
共 50 条
  • [1] Automatic instruction set extension and utilization for embedded processors
    Peymandoust, A
    Pozzi, L
    Ienne, P
    De Micheli, G
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 108 - 118
  • [2] An automatic energy consumption characterization of processors using ArchC
    Guedes, Marcelo
    Auler, Rafael
    Duenha, Liana
    Bonin, Edson
    Azevedo, Rodolfo
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (08) : 603 - 614
  • [3] Automatic topology-based identification of instruction-set extensions for embedded processors
    Pozzi, L
    Vuletic, M
    Ienne, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1138 - 1138
  • [4] An accurate instruction-level energy consumption model for embedded RISC processors
    Lee, S
    Ermedahl, A
    Min, SL
    ACM SIGPLAN NOTICES, 2001, 36 (08) : 1 - 10
  • [5] Characterizing embedded applications for instruction-set extensible processors
    Yu, P
    Mitra, T
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 723 - 728
  • [6] An architecture framework for transparent instruction set customization in embedded processors
    Clark, N
    Blome, J
    Chu, M
    Mahlke, S
    Biles, S
    Flautner, K
    32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 272 - 283
  • [7] Automatic custom instruction identification for application-specific instruction set processors
    Xiao, Chenglong
    Casseau, Emmanuel
    Wang, Shanshan
    Liu, Wanjun
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 1012 - 1024
  • [8] An Energy Efficient Instruction Prefetching Scheme for Embedded Processors
    Gu, Ji
    Guo, Hui
    UBIQUITOUS COMPUTING AND MULTIMEDIA APPLICATIONS, 2010, 75 : 73 - 88
  • [9] Instruction buffering exploration for low energy embedded processors
    Vander Aa, T
    Jayapala, M
    Barat, F
    Deconinck, G
    Lauwereins, R
    Corporaal, H
    Catthoor, F
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 409 - 419
  • [10] Recurrence-aware instruction set selection for extensible embedded processors
    Bonzini, Paolo
    Pozzi, Laura
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1259 - 1267