Low-Voltage Bit-Serial Single-Flux-Quantum Microprocessor for Integrating Memories

被引：0

作者：

Sato, Ryo ^{[1
]}

Takata, Kensuke ^{[1
]}

Tanaka, Masamitsu ^{[1
]}

Fujimaki, Akira ^{[1
]}

Takagi, Naofumi ^{[2
]}

Takagi, Kazuyoshi ^{[2
]}

机构：

[1] Nagoya Univ, Dept Quantum Engn, Chikkusa Ku, Furo Cho, Nagoya, Aichi, Japan

[2] Kyoto Univ, Dept Informat Sci, Sakyo Ku, Kyoto, Japan

来源：

2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC) | 2015年

关键词：

SFQ; LV-RSFQ; microprocessor; energy-efficient; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report an energy-efficient bit-serial microprocessor based on single-flux-quantum (SFQ) logic, called CORE e3, using a low-voltage bias technique. This microprocessor was designed for integrating memories, and we developed it to investigate the efficient use of hardware and energy, using the low-voltage rapid single-flux-quantum (LV-RSFQ) technique. We implemented the CORE e3 and its test circuit using a 10-kA/cm(2) Nb process. We confirmed via logic simulations that all instructions were executed correctly with a 1-GHz system clock. We expect a 3.51 fold improvement in energy efficiency.

引用

页数：3

共 50 条

[1] Design and implementation of a pipelined 8 bit-serial single-flux-quantum microprocessor with cache memories
Tanaka, M.
Yamanashi, Y.
Irie, N.
Park, H-J
Iwasaki, S.
Takagi, K.
Taketomi, K.
Fujimaki, A.
Yoshikawa, N.
Terai, H.
Yorozu, S.
[J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2007, 20 (11): : S305 - S309
[2] Bit-serial single flux quantum microprocessor CORE
Fujimaki, Akira
Tanaka, Masamitsu
Yamada, Takahiro
Yamanashi, Yuki
Park, Heejoung
Yoshikawa, Nobuyuki
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (03) : 342 - 349
[3] Design of a pipelined 8-bit-serial single-flux-quantum microprocessor with multiple ALUs
Tanaka, M.
Kawamoto, T.
Yamanashi, Y.
Kamiya, Y.
Akimoto, A.
Fujiwara, K.
Fujimaki, A.
Yoshikawa, N.
Terai, H.
Yorozu, S.
[J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2006, 19 (05): : S344 - S349
[4] Power consumption and performance of low-voltage bit-serial adders
Njolstad, T
Aas, EJ
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 45 - 48
[5] Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency
Tanaka, Masamitsu
Sato, Ryo
Fujimaki, Akira
Takagi, Kazuyoshi
Takagi, Naofumi
[J]. APPLIED PHYSICS LETTERS, 2023, 122 (19)
[6] Demonstration of a 52-GHz Bit-Parallel Multiplier Using Low-Voltage Rapid Single-Flux-Quantum Logic
Nagaoka, Ikki
Ishida, Koki
Tanaka, Masamitsu
Sano, Kyosuke
Yamashita, Taro
Ono, Takatsugu
Inoue, Koji
Fujimaki, Akira
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
[7] A single-flux-quantum logic prototype microprocessor
Tanaka, M
Matsuzaki, F
Kondo, T
Nakajima, N
Yamanashi, Y
Fujimaki, A
Hayakawa, H
Yoshikawa, N
Terai, H
Yorozu, S
[J]. 2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 298 - 299
[8] High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits
Peng, Xizhu
Xu, Qiuyun
Kato, Faichi
Yamanashi, Yuki
Yoshikawa, Nobuyuki
Fujimaki, Akira
Takagi, Naofumi
Takagi, Kazuyoshi
Hidaka, Mutsuo
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2015, 25 (03)
[9] High-Density Shift-Register-Based Rapid Single-Flux-Quantum Memory System for Bit-Serial Microprocessors
Tanaka, Masamitsu
Sato, Ryo
Hatanaka, Yuki
Fujimaki, Akira
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (05)
[10] 100-GHz Single-Flux-Quantum Bit-Serial Adder Based on 10-kA/cm2 Niobium Process
Tanaka, Masamitsu
Akaike, Hiroyuki
Fujimaki, Akira
Yamanashi, Yuki
Yoshikawa, Nobuyuki
Nagasawa, Shuichi
Takagi, Kazuyoshi
Takagi, Naofumi
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 792 - 796

← 1 2 3 4 5 →