Power Management in the Intel Xeon E5 v3

被引:0
|
作者
Varma, Ankush [1 ]
Bowhill, Bill [1 ]
Crop, Jason [1 ]
Gough, Corey [1 ]
Griffith, Brian [1 ]
Kingsley, Dan [1 ]
Sistla, Krishna [1 ]
机构
[1] Intel Inc, Santa Clara, CA 95054 USA
关键词
Microprocessor; Server; Power Management; Industry Perspectives;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Intel Xeon E5 v3 family is the latest generation of enterprise-grade, high-performance, Xeon microprocessors. It implements several new power-management technologies and features aimed at improving power/performance efficiency, increasing performance, and improving power delivery. It is the first commercial x86 processor to manage voltage/frequency optimizations on a per-core granularity. This is done by combining a) fine-grained on-die per-core voltage regulators, enabling every core on the processor to run at a different voltage, b) per-core clock management, enabling each core to run at a different frequency, and c) advanced power management algorithms for optimizing the frequency and voltage of each core based on OS requests, system utilization, on-die sensors, and silicon characteristics. The Xeon E5 v3 family also introduces a new maximum-power-draw ( Pmax) management approach. This paper describes some of the technical challenges, solutions, and lessons learned during the architecture, design, and productization of this new generation of microprocessor architecture, as well as the power/performance improvements measured for server workloads.
引用
下载
收藏
页码:371 / 376
页数:6
相关论文
共 50 条
  • [1] Cache QoS: From Concept to Reality in the Intel® Xeon® Processor E5-2600 v3 Product Family
    Herdrich, Andrew
    Verplanke, Edwin
    Autee, Priya
    Illikkal, Ramesh
    Gianos, Chris
    Singhal, Ronak
    Iyer, Ravi
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 657 - 668
  • [2] A contribution to the identification of the E5 defect level as tri-vacancy (V3)
    Junkes, Alexandra
    Pintilie, Ioana
    Fretwurst, Eckhart
    Eckstein, Doris
    PHYSICA B-CONDENSED MATTER, 2012, 407 (15) : 3013 - 3015
  • [4] An Energy Efficient 32nm 20 MB L3 Cache for Intel® Xeon® Processor E5 Family
    Huang, Min
    Mehalel, Moty
    Arvapalli, Ramesh
    He, Songnian
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [5] Intel Introduces Xeon E3 Family
    不详
    COMPUTER GRAPHICS WORLD, 2011, 34 (04) : 5 - 5
  • [8] Maximum Power Specification Management feature in Intel Xeon CPUs
    Haider, Nazar S.
    Sewani, Aman
    2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
  • [9] The Xeon® Processor E5-2600 v3: a 22 nm 18-Core Product Family
    Bowhill, Bill
    Stackhouse, Blaine
    Nassif, Nevine
    Yang, Zibing
    Raghavan, Arvind
    Mendoza, Oscar
    Morganti, Charles
    Houghton, Chris
    Krueger, Dan
    Franza, Olivier
    Desai, Jayen
    Crop, Jason
    Brock, Brian
    Bradley, Dave
    Bostak, Chris
    Bhimji, Sal
    Becker, Matt
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (01) : 92 - 104
  • [10] The Xeon® Processor E5-2600 v3: A 22nm 18-Core Product Family
    Bowhill, Bill
    Stackhouse, Blaine
    Nassif, Nevine
    Yang, Zibing
    Raghavan, Arvind
    Morganti, Charles
    Houghton, Chris
    Krueger, Dan
    Franza, Olivier
    Desai, Jayen
    Crop, Jason
    Bradley, Dave
    Bostak, Chris
    Bhimji, Sal
    Becker, Matt
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 78 - U102