A Deep convolutional neural network with residual blocks for wafer map defect pattern recognition

被引:12
|
作者
Amogne, Zemenu Endalamaw [1 ]
Wang, Fu-Kwun [1 ]
Chou, Jia-Hong [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Ind Management, Taipei 106335, Taiwan
关键词
class imbalance; deep convolutional neural network; defect pattern recognition; residual blocks; wafer map; IDENTIFICATION;
D O I
10.1002/qre.2983
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Different deep convolution neural network (DCNN) models have been proposed for wafer map pattern identification and classification tasks in previous studies. However, factors such as input image resolution effect on the classification performance of the proposed models and class imbalance in the training set after splitting the data into training and test sets have not been considered in the previous studies. We propose a DCNN model with residual blocks, called the Opt-ResDCNN model, for wafer map defect pattern classification by considering 26 x 26, 64 x 64, 96 x 96, and 256 x 256 input images and class imbalance issues. The model with a balance function can improve the performance. We compare the proposed model with the published defect pattern classification models in terms of accuracy, precision, recall, and F1 value. Using a publicly available wafer map data set (WM-811K), the proposed method on the four different resolutions can obtain an excellent average accuracy, precision, recall, and F1 score. Regarding accuracy, the proposed model results are 99.90%, 99.86%, 90.28%, 98.88%, respectively. These results are better than the published papers.
引用
收藏
页码:343 / 357
页数:15
相关论文
共 50 条
  • [1] Deep Convolutional Neural Networks with Residual Blocks for Wafer Map Defect Pattern Recognition
    Amogne, Zemenu Endalamaw
    Wang, Fu-Kwun
    Chou, Jia-Hong
    ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2021, PT I, 2021, 12861 : 372 - 384
  • [2] Wafer map failure pattern recognition based on deep convolutional neural network
    Chen, Shouhong
    Zhang, Yuxuan
    Hou, Xingna
    Shang, Yuling
    Yang, Ping
    EXPERT SYSTEMS WITH APPLICATIONS, 2022, 209
  • [3] Wafer Defect Pattern Recognition and Analysis Based on Convolutional Neural Network
    Yu, Naigong
    Xu, Qiao
    Wang, Honglu
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (04) : 566 - 573
  • [4] Efficient Wafer Defect Patterns Recognition Using Deep Convolutional Neural Network
    Islam, M. M. Manjurul
    McAteer, Cormac
    Prasad, Girijesh
    2023 IEEE CONFERENCE ON ARTIFICIAL INTELLIGENCE, CAI, 2023, : 220 - 221
  • [5] Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network
    Nakazawa, Takeshi
    Kulkarni, Deepak V.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) : 309 - 314
  • [6] OPTIMIZED DEEP CONVOLUTIONAL NEURAL NETWORK FOR WAFER MAP DEFECTS CLASSIFICATION
    Amogne, Zemenu Endalamaw
    Chou, Jia-Hong
    PROCEEDINGS OF ASME 2024 19TH INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE, MSEC2024, VOL 2, 2024,
  • [7] Deep transfer Wasserstein adversarial network for wafer map defect recognition
    Yu, Jianbo
    Li, Shijin
    Shen, Zongli
    Wang, Shijin
    Liu, Changhui
    Li, Qingfeng
    COMPUTERS & INDUSTRIAL ENGINEERING, 2021, 161
  • [8] Wafer map defect recognition based on deep transfer learning-based densely connected convolutional network and deep forest
    Yu, Jianbo
    Shen, Zongli
    Wang, Shijin
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2021, 105
  • [9] Wafer map defect pattern classification based on convolutional neural network features and error-correcting output codes
    Cheng Hao Jin
    Hyun-Jin Kim
    Yongjun Piao
    Meijing Li
    Minghao Piao
    Journal of Intelligent Manufacturing, 2020, 31 : 1861 - 1875