Synthesis of Reversible Logic Using Enhanced Genetic Programming Approach

被引:0
|
作者
Abubakar, Mustapha Yusuf [1 ]
Jung, Low Tang [2 ]
机构
[1] Kano State Polytech, Sch Technol, Comp Sci Dept, BUK Rd, Kano, Nigeria
[2] Univ Teknol PETRONAS, Comp & Informat Sci Dept, Seri Iskandar 32610, Perak Darul Rid, Malaysia
关键词
Reversible Logic Circuits; Reversible Gate Library; Quantum Circuit; Genetic Programming; CIRCUITS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A new enhanced reversible logic circuit synthesis method was developed using reversible gates that include NOT, CNOT (Feynman), Toffoli, Fredkin, Swap, and Peres gates. The synthesis method was done using newly developed genetic programming. Usually previous synthesis methods that uses genetic algorithms or other similar evolutionary algorithms suffers a problem known as blotting which is a sudden uncontrolled growth of an individual (circuit), which may render the synthesis inefficient because of memory utilization, making the algorithm difficult to continue running and eventually stack in a local minima, there for an optimized reversible circuit may not be generated. In this method the algorithm used was blot free, the blotting was carefully controlled by fixing a suitable length and size of the individuals in the population. Following this approach, the cost of generating circuits was greatly reduced giving the algorithm to reach the end of the last designated generation to give out optimal or near optimal results. The results of the circuits generated using this method were compared with some of the results already in the literature, and in many cases, our results appeared to be better in terms of gate count and quantum cost metrics.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] An Evolutionary Approach to Reversible Logic Synthesis using Output Permutation
    Datta, Kamalika
    Sengupta, Indranil
    Rahaman, Hafizur
    Drechsler, Rolf
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [2] An approach to reversible logic synthesis using input and output permutations
    Datta, Kamalika
    Sengupta, Indranil
    Rahaman, Hafizur
    Drechsler, Rolf
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8911 : 92 - 110
  • [3] New Universal Gate Library for Synthesizing Reversible Logic Circuit Using Genetic Programming
    Abubakar, Mustapha Yusuf
    Jung, Low Tang
    Zakaria, Mohamed Nordin
    Younesy, Ahmcd
    Abdel-Atyz, Abdel-Haleem
    2016 3RD INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCES (ICCOINS), 2016, : 316 - 321
  • [4] Reversible Logic Circuit Synthesis and Optimization using Adaptive Genetic Algorithm
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Mohan, Anand
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 : 407 - 413
  • [5] Reversible circuit synthesis by genetic programming using dynamic gate libraries
    Mustapha Y. Abubakar
    Low Tang Jung
    Nordin Zakaria
    Ahmed Younes
    Abdel-Haleem Abdel-Aty
    Quantum Information Processing, 2017, 16
  • [6] Reversible circuit synthesis by genetic programming using dynamic gate libraries
    Abubakar, Mustapha Y.
    Jung, Low Tang
    Zakaria, Nordin
    Younes, Ahmed
    Abdel-Aty, Abdel-Haleem
    QUANTUM INFORMATION PROCESSING, 2017, 16 (06)
  • [7] On Logic Synthesis of Conventionally Hard to Synthesize Circuits Using Genetic Programming
    Fiser, Petr
    Schmidt, Jan
    Vasicek, Zdenek
    Sekanina, Lukas
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 346 - 351
  • [8] Improved Ternary Reversible Logic Synthesis Using Group Theoretic Approach
    Rani, P. Mercy Nesa
    Datta, Kamalika
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (12)
  • [9] Reversible Logic Circuit Synthesis using Genetic Algorithm and Particle Swarm Optimization
    Manna, Papiya
    Kole, Dipak K.
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 246 - 250
  • [10] An approach to high-level synthesis using constraint logic programming
    Kuchcinski, K
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 74 - 82