An Efficient Accelerator Unit for Sparse Convolutional Neural Network

被引:0
|
作者
Zhao, Yulin [1 ]
Wang, Donghui
Wang, Leiou
机构
[1] Chinese Acad Sci, Key Lab Informat Technol Autonomous Underwater Ve, Beijing 100190, Peoples R China
关键词
neural network; sparse; CNN; FPGA; accelerator; parallel; efficient; LeNet;
D O I
10.1117/12.2503042
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Convolutional neural network is widely used in image recognition. The associated model is computationally demanding. Several solutions are proposed to accelerate its computation. Sparse neural network is an effective way to reduce the computational complexity of neural networks. However, most of the current acceleration programs do not make full use of this feature. In this paper, we design an acceleration unit, using FPGA as the hardware platform. The accelerator unit achieves parallel acceleration through multiple CU models. It eliminates the unnecessary operations by the Match model to improve efficiency. The experimental results show that when the sparsity is ninety percent, the performance can be increased to 3.2 times.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] An Efficient Accelerator for Sparse Convolutional Neural Networks
    You, Weijie
    Wu, Chang
    [J]. 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [2] Energy-Efficient Bit-Sparse Accelerator Design for Convolutional Neural Network
    Xiao, Hang
    Xu, Haobo
    Wang, Ying
    Li, Jiajun
    Wang, Yujie
    Han, Yinhe
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2023, 35 (07): : 1122 - 1131
  • [3] An Efficient Unstructured Sparse Convolutional Neural Network Accelerator for Wearable ECG Classification Device
    Lu, Jiahao
    Liu, Dongsheng
    Cheng, Xuan
    Wei, Lai
    Hu, Ang
    Zou, Xuecheng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) : 4572 - 4582
  • [4] An Efficient Convolutional Neural Network Accelerator on FPGA
    Si, Junye
    Jiang, Jianfei
    Wang, Qin
    Huang, Jia
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1392 - 1394
  • [5] An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks
    Xie, Xiaoru
    Lin, Jun
    Wang, Zhongfeng
    Wei, Jinghe
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2936 - 2949
  • [6] An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs
    Lu, Liqiang
    Xie, Jiaming
    Huang, Ruirui
    Zhang, Jiansong
    Lin, Wei
    Liang, Yun
    [J]. 2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 17 - 25
  • [7] An Efficient Hardware Accelerator for Block Sparse Convolutional Neural Networks on FPGA
    Yin, Xiaodi
    Wu, Zhipeng
    Li, Dejian
    Shen, Chongfei
    Liu, Yu
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (02) : 158 - 161
  • [8] An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs
    Zhu, Chaoyang
    Huang, Kejie
    Yang, Shuyuan
    Zhu, Ziqi
    Zhang, Hejia
    Shen, Haibin
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 1953 - 1965
  • [9] SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs
    Lu, Liqiang
    Liang, Yun
    [J]. 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [10] FPGA Accelerator for Homomorphic Encrypted Sparse Convolutional Neural Network Inference
    Yang, Yang
    Kuppannagari, Sanmukh R.
    Kannan, Rajgopal
    Prasanna, Viktor K.
    [J]. 2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 81 - 89