Few decoders in the encoder: A low complexity encoding strategy for H.26L

被引:0
|
作者
Olmo, G [1 ]
Cucco, C [1 ]
Grangetto, M [1 ]
Magli, E [1 ]
机构
[1] Politecn Torino, CERCOM, Ctr Multimedia Radio Commun, Dipartimento Elettron, I-10129 Turin, Italy
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose a reduced complexity technique for the rate-distortion optimization in JVT/H.26L in the presence of packet erasures. It is named few decoders in the encoder, and is based on the idea of generating a selected number of error patterns in the encoder, so that a limited number of co-decoding processes can be implemented to estimate the transmission distortion term. The correlation amongst packet erasures is taken into account employing a binary Gilbert model. The proposed algorithm exhibits competitive performance in terms of average PSNR and probability of decoding failure, with very affordable complexity and memory requirements.
引用
收藏
页码:641 / 644
页数:4
相关论文
共 50 条
  • [1] An UVLC encoder architecture for H.26L
    Wang, TC
    Fang, HC
    Chao, WM
    Chen, HH
    Chen, LG
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 308 - 311
  • [2] Optimization of emerging H.26L video encoder
    Lappalainen, V
    Hallapuro, A
    Hämäläinen, TD
    SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 406 - 415
  • [3] Performance analysis of low bit rate H.26L video encoder
    Hallapuro, A
    Lappalainen, V
    Hämäläinen, TD
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1129 - 1132
  • [4] A parallel implementation of H.26L video encoder
    Fernández, JC
    Malumbres, MP
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 830 - 833
  • [5] Study on parallel approach in H.26L video encoder
    Peng, Q
    Zhao, YL
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 834 - 837
  • [6] Complexity of optimized H.26L video decoder implementation
    Lappalainen, V
    Hallapuro, A
    Hämäläinen, TD
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) : 717 - 725
  • [7] Performance of H.26L Video Encoder on General-Purpose Processor
    Ville Lappalainen
    Antti Hallapuro
    Timo D. Hämäläinen
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 34 : 239 - 249
  • [8] Performance of H.26L video encoder on general-purpose processor
    Lappalainen, V
    Hallapuro, A
    Hämäläinen, TD
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 34 (03): : 239 - 249
  • [9] H.26L intra mode encoder architecture for digital camera application
    Wang, TC
    Tseng, PC
    Chen, LG
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 132 - 133
  • [10] Performance of H.26L video encoder on general-purpose processor
    Lappalainen, V
    Hallapuro, A
    Hämäläinen, TD
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 266 - 267