共 50 条
- [1] FAULT-TOLERANCE OF ASSOCIATIVE MEMORIES BASED ON NEURAL NETWORKS [J]. VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : A52 - A55
- [3] PADded cache: A new fault-tolerance technique for cache memories [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 440 - 445
- [4] PADded cache: a new fault-tolerance technique for cache memories [J]. Proc IEEE VLSI Test Symp, (440-445):
- [8] ABSTRACTIONS FOR FAULT-TOLERANCE [J]. INFORMATION PROCESSING '94, VOL III: LINKAGE AND DEVELOPING COUNTRIES, 1994, 53 : 278 - 286
- [10] ON FAULT-TOLERANCE AND FAULT-AVOIDANCE [J]. IEEE TRANSACTIONS ON RELIABILITY, 1987, 36 (02) : 161 - 161