Testing and verification of communication system-on-chip devices

被引：0
|
作者：
Gizopoulos, D
Aitken, RC
机构：
来源：
IEEE COMMUNICATIONS MAGAZINE | 2003年 / 41卷 / 09期
关键词：
D O I：
10.1109/MCOM.2003.1232239
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：72 / 73
页数：2
相关论文
共 50 条
  • [1] Verification challenges of complex system-on-chip devices
    Horauer, M.
    Widhalm, D.
    Tauner, S.
    Mirtl, S.
    [J]. ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2015, 132 (06): : 269 - 273
  • [2] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    [J]. JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
  • [3] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng 1
    2.State Key Lab.of Software Engineering
    3.Second Dept.
    [J]. Journal of Systems Engineering and Electronics, 2009, 20 (06) : 1378 - 1383
  • [4] Communication architectures for System-on-Chip
    Kreutz, ME
    Carro, L
    Zeferino, CA
    Susin, AA
    [J]. 14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 14 - 19
  • [5] Exploiting concurrency in system-on-chip verification
    Xu, Justin
    Lim, Cheng-Chew
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 836 - +
  • [6] Dynamic reconfiguration of system-on-chip devices
    Gabriel, C
    Ovidiu, P
    [J]. 26TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, CONFERENCE PROCEEDINGS: INTEGRATED MANAGEMENT OF ELECTRONIC MATERIALS PRODUCTION, 2003, : 154 - 157
  • [7] HIBI Communication Network for System-on-Chip
    Erno Salminen
    Tero Kangas
    Timo D. Hämäläinen
    Jouni Riihimäki
    Vesa Lahtinen
    Kimmo Kuusilinna
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 185 - 205
  • [8] HIBI communication network for system-on-chip
    Salminen, Erno
    Kangas, Tero
    Hamalainen, Timo D.
    Riihimaki, Jouni
    Lahtinen, Vesa
    Kuusilinna, Kimmo
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 185 - 205
  • [9] A TLM platform for System-On-Chip simulation and verification
    Xu, S
    Pollitt-Smith, H
    [J]. 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 220 - 221
  • [10] System-on-chip verification process using UML
    Zhu, Q
    Nakata, T
    Mine, M
    Kuroki, K
    Endo, Y
    Hasegawa, T
    [J]. UML MODELING LANGUAGES AND APPLICATIONS, 2005, 3297 : 138 - 149
12345