A Low-Complexity RS Decoder for Triple-Error-Correcting RS Codes

被引:2
|
作者
Yan, Zengchao [1 ]
Lin, Jun [1 ]
Wang, Zhongfeng [1 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Peoples R China
基金
中国国家自然科学基金;
关键词
triple-error-correcting RS codes; Peterson-Gorenstein-Zierler (PGZ) algorithm; BM algorithm; low-complexity; direct calculation; SOLOMON; ARCHITECTURE; ALGORITHM;
D O I
10.1109/ISVLSI.2019.00094
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reed-Solomon (RS) codes have been widely used in digital communication and storage systems. The commonly used decoding algorithms include Berlekamp-Massey (BM) algorithm and its variants such as the inversionless BM (BM) and the Reformulated inversionless BM (RiBM). All these algorithms require the computation-intensive procedures including key equation solver (KES), and Chien Search & Forney algorithm (CS&F). For RS codes with the error correction ability t <= 2, it is known that error locations and magnitudes can he found through direct equation solver. However, for RS codes with t = 3, no such work has been reported yet. In this paper, a low-complexity algorithm for triple-error-correcting RS codes is proposed. Moreover, an optimized architecture for the proposed algorithm is developed. For a (255, 239) RS code over GF(2(8)), the synthesis results show that the area-efficiency of the proposed decoder is 217% higher than that of the conventional RiBM-based RS decoder in 4-parallel. As the degree of parallelism increases, the area efficiency is increased to 364% in the 16-parallel architecture. The synthesis results show that the proposed decoder for the given example RS code can achieve a throughput as large as 124 Gb/s.
引用
收藏
页码:491 / 496
页数:6
相关论文
共 50 条
  • [1] Low-Complexity Triple-Error-Correcting Parallel BCH Decoder
    Yeon, Jaewoong
    Yang, Seung-Jun
    Kim, Cheolho
    Lee, Hanho
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (05) : 465 - 472
  • [2] Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture
    Kim, Daesung
    Yoo, Injae
    Park, In-Cheol
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (06) : 764 - 768
  • [3] New decoder for triple-error-correcting binary BCH codes
    Xie Zhi-yuan
    Li Na
    Li Le-le
    [J]. ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 1426 - 1429
  • [4] Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes
    Yan, Zengchao
    Li, Wenjie
    Lin, Jun
    Wang, Zhongfeng
    [J]. 2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 191 - 194
  • [5] DECODING OF TRIPLE-ERROR-CORRECTING BCH CODES
    COWLES, JW
    DAVIDA, GI
    [J]. ELECTRONICS LETTERS, 1972, 8 (23) : 584 - &
  • [6] Fast decoder for triple-error-correcting primitive binary BCH codes with odd m
    Lu, EH
    Cheng, YC
    Lu, PC
    [J]. IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (02): : 60 - 64
  • [7] Low-Complexity Architecture of RS Decoder for CMMB System
    Guo, Kun
    Hei, Yong
    Qiao, Shushan
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1003 - 1006
  • [8] Triple-Error-Correcting BCH-Like Codes
    Bracken, Carl
    Helleseth, Tor
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1- 4, 2009, : 1723 - +
  • [9] Non-BCH triple-error-correcting codes
    vanderVlugt, M
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1996, 42 (05) : 1612 - 1614
  • [10] A low-complexity soft-decision decoder for extended BCH and RS-like codes
    Therattil, F
    Thangaraj, A
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), VOLS 1 AND 2, 2005, : 1320 - 1324