A novel technique to create energy-efficient contexts for reconfigurable logic

被引:0
|
作者
Shinohara, Hiroshi [1 ]
Monji, Hideaki [1 ]
Lida, Masahiro [1 ]
Sueyoshi, Toshinori [1 ]
机构
[1] Kumamoto Univ, 2-39-1 Kurokami, Kumamoto 8608555, Japan
关键词
D O I
10.1109/FCCM.2007.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High power consumption is a constraining factor for the growth of programmable logic devices. We propose two techniques in order to reduce power consumption. The first is a technique for creating contexts. This technique uses data-dependent circuits and wire sharing between contexts. The second is a technique for switching the contexts. In this paper, we evaluate the capability of the two techniques to reduce power consumption using a multi-context logic device. As a result, as compared with the original circuit, our multi-context circuits can reduce the power consumption by 9.1% on an average and by a maximum of 19.0%. Furthermore, applying our resource sharing technique to these circuits, we achieved a reduction of 10.6% on an average and a maximum reduction of 18.8%.
引用
收藏
页码:285 / +
页数:2
相关论文
共 50 条
  • [1] A novel technique to create energy-efficient contexts for reconfigurable logic
    Shinohara, Hiroshi
    Monji, Hideaki
    Iida, Masahiro
    Sueyoshi, Toshinori
    [J]. FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 309 - +
  • [2] A novel technique to design energy-efficient contexts for reconfigurable logic devices
    Shinohara, Hiroshi
    Monji, Hideaki
    Iida, Masahiro
    Sueyoshi, Toshinori
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (12): : 1986 - 1989
  • [3] PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping
    Du, Yiran
    Li, Wei
    Dai, Zibin
    Nan, Longmei
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (05) : 1302 - 1315
  • [4] Embedded Nano-Electro-Mechanical Memory for Energy-Efficient Reconfigurable Logic
    Kato, Kimihiko
    Stojanovic, Vladimir
    Liu, Tsu-Jae King
    [J]. IEEE ELECTRON DEVICE LETTERS, 2016, 37 (12) : 1563 - 1565
  • [5] Energy-Efficient Single Transistor Neuron for Reconfigurable Threshold Logic and Image Classification
    Khanday, Mudasir A.
    Bashir, Faisal
    Khanday, Farooq A.
    [J]. 2022 5TH INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2022,
  • [6] Energy-efficient reconfigurable AI processor
    Wu, Nanjian
    [J]. JOURNAL OF SEMICONDUCTORS, 2019, 40 (05)
  • [7] Energy-efficient reconfigurable AI processor
    Nanjian Wu
    [J]. Journal of Semiconductors, 2019, (05) : 5 - 5
  • [8] Energy-efficient reconfigurable AI processor
    Nanjian Wu
    [J]. Journal of Semiconductors, 2019, 40 (05)
  • [9] Energy-efficient hybrid wakeup logic
    Huang, M
    Renau, J
    Torrellas, J
    [J]. ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 196 - 201
  • [10] Reconfigurable Processor for Energy-Efficient Computational Photography
    Rithe, Rahul
    Raina, Priyanka
    Ickes, Nathan
    Tenneti, Srikanth V.
    Chandrakasan, Anantha P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (11) : 2908 - 2919