A Multi-Level Approach for Understanding I/O Activity in HPC Applications

被引:0
|
作者
Luu, Houng [1 ]
Behzad, Babak [1 ]
Aydt, Ruth [2 ]
Winslett, Marianne [1 ]
机构
[1] Univ Illinois Urabana Champaign, Champaign, IL 61820 USA
[2] HDF Grp, Champaign, IL 61820 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
I/O has become one of the determining factors of HPC application performance. Understanding an application's I/O activity requires a multi-level view of the I/O function flow that includes high-level I/O libraries. We have developed a tracing framework, called Recorder, that captures I/O function calls at multiple layers of the parallel I/O stack without requiring source code modifications. In this paper, we show how Recorder's trace output can be used to investigate I/O activity and identify performance inefficiencies in two I/O benchmarks running on a leading edge HPC platform. Future work to organize and present the collected information more intuitively will further increase the value of Recorder's capabilities. We believe that a multi-level I/O tracing framework can provide key insights to end users and I/O library developers working to improve I/O on HPC platforms.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Optimization of Multi-level Checkpoint Model for Large Scale HPC Applications
    Di, Sheng
    Bouguerra, Mohamed Slim
    Bautista-gomez, Leonardo
    Cappello, Franck
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [2] A multi-level approach to understanding upper limb function
    Kurtzer, Isaac
    Scott, Stephen H.
    COMPUTATIONAL NEUROSCIENCE: THEORETICAL INSIGHTS INTO BRAIN FUNCTION, 2007, 165 : 347 - 362
  • [3] MUSA: A Multi-Level Simulation Approach for Next-Generation HPC Machines
    Grass, Thomas
    Allande, Cesar
    Armejach, Adria
    Rico, Alejandro
    Ayguade, Eduard
    Labarta, Jesus
    Valero, Mateo
    Casas, Marc
    Moreto, Miguel
    SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2016, : 526 - 537
  • [4] A Multi-Level, Multi-Scale Visual Analytics Approach to Assessment of Multifidelity HPC Systems
    Shilpika, Shilpika
    Lusch, Bethany
    Emani, Murali
    Simini, Filippo
    Vishwanath, Venkatram
    Papka, Michael E.
    Ma, Kwan-Liu
    2024 IEEE 24TH INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING, CCGRID 2024, 2024, : 478 - 488
  • [5] Understanding HPC Application I/O Behavior Using System Level Statistics
    Paul, Arnab K.
    Faaland, Olaf
    Moody, Adam
    Gonsiorowski, Elsa
    Mohror, Kathryn
    Butt, Ali R.
    2020 IEEE 27TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC 2020), 2020, : 202 - 211
  • [7] Scalable I/O aggregation for asynchronous multi-level checkpointing
    Gossman, Mikaila J.
    Nicolae, Bogdan
    Calhoun, Jon C.
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2024, 160 : 420 - 432
  • [8] MCEM: Multi-Level Cooperative Exception Model for HPC Workflows
    Herbein, Stephen
    Domyancic, David
    Minner, Paul
    Laguna, Ignacio
    da Silva, Rafael Ferreira
    Ahn, Dong H.
    PROCEEDINGS OF THE 9TH INTERNATIONAL WORKSHOP ON RUNTIME AND OPERATING SYSTEMS FOR SUPERCOMPUTERS (ROSS'19), 2019, : 27 - 32
  • [9] A multi-level modeling approach to understanding residential segregation in the United States
    Arcaya, Mariana C.
    Schwartz, Gabriel
    Subramanian, S. V.
    ENVIRONMENT AND PLANNING B-URBAN ANALYTICS AND CITY SCIENCE, 2018, 45 (06) : 1090 - 1105
  • [10] A multi-level theory approach to understanding price rigidity in internet retailing
    Kauffman R.J.
    Lee D.
    Journal of the Association for Information Systems, 2010, 11 (06) : 303 - 338