Blade and razor: Cell and interconnect delay analysis using current-based models

被引:0
|
作者
Croix, JF [1 ]
Wong, DF [1 ]
机构
[1] Silicon Metr Corp, Austin, TX 78759 USA
关键词
razor; blade; cell model; interconnect model; recursive convolution; timing analysis; current-based model;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In order to adequately account for nanometer effects during timing analysis, archaic standard cell models must be replaced. Simplifying assumptions used during characterization, such as nearly linear voltage inputs or lumped-capacitance loads, are no longer valid. Signal integrity analysis further complicates the characterization process because the typical voltage waveform used during characterization does not contain a noise component. This paper introduces two new technologies for standard cell and interconnect timing analysis: Blade and Razor. Blade is a novel cell model and runtime engine based on current flow. Razor is the accompanying interconnect model. Both Blade and Razor produce and consume arbitrary voltage waveforms with near-SPICE accuracy at speeds tens of thousands of times faster than SPICE.
引用
收藏
页码:386 / 389
页数:4
相关论文
共 50 条
  • [1] Blade and razor: Cell and interconnect delay analysis using current-based models
    Croix, JF
    Wong, DF
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 378 - 381
  • [2] Statistical logic cell delay analysis using a current-based model
    Fatemi, Hanif
    Nazarian, Shahin
    Pedram, Massoud
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 253 - 256
  • [3] An Efficient Current-Based Logic Cell Model for Crosstalk Delay Analysis
    Das, Debasish
    Scott, William
    Nazarian, Shahin
    Zhou, Hai
    [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 627 - +
  • [4] An efficient current-based logic cell model for crosstalk delay analysis
    Nazarian, Shahin
    Das, Debasish
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (04) : 439 - 467
  • [5] Voltage- and current-based fault simulation for interconnect open defects
    Konuk, H
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1768 - 1779
  • [6] Constructing current-based gate models based on existing timing library
    Kahng, Andrew B.
    Liu, Bao
    Xu, Xu
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 37 - +
  • [7] Comparative analysis of razor blade coatings using Auger electron spectroscopy
    Moore, RL
    [J]. THIN SOLID FILMS, 1995, 270 (1-2) : 331 - 334
  • [8] Analysis of Aircraft-Mounted Antennas Using Modified Current-Based Hybrid Technique
    Zhao, Wei-Jiang
    Wang, Chao-Fu
    [J]. APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 2410 - 2413
  • [9] Interconnect Delay Analysis for RRAM Crossbar based FPGA
    Hashimoto, Masanori
    Nakazawa, Yuki
    Doi, Ryutaro
    Yu, Jaehoon
    [J]. 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 522 - 527
  • [10] Fast variational interconnect delay and slew computation using quadratic models
    Ye, Xiaoji
    Liu, Frank
    Li, Peng
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 913 - 926