Low-latency multi-level mesh topology for NoCs

被引:0
|
作者
Saneei, Mohsen [1 ]
Afzali-Kusha, Ali [1 ]
Navabi, Zainalabedin [2 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Nanoelect Ctr Excellence, Tehran, Iran
[2] Univ Tehran, Elect & Comp Engn Dept, Comp Aided Design Lab, Tehran, Iran
关键词
network-on-chip; latency; topology; Multi-Level Mesh; routers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we introduce a new topology for network on chips which is named Multi-Level Mesh topology. The Multi-Level Mesh topology is basically similar to the 2D-mesh with this difference that we have several meshes that have some common routers. This architecture reduces the latency and the dynamic power consumption in NoCs and can improve the communication throughput in high traffic applications. This architecture reduces the latency of 3x3, 5x5, and 7x7 2-level mesh architectures about 12.5%, 21.4%, and 18.5% related to mesh architecture, respectively. The results are expected to improve further if a better adaptive routing algorithm is utilized.
引用
收藏
页码:36 / +
页数:2
相关论文
共 50 条
  • [1] Low-power and low-latency cluster topology for local traffic NoCs
    Saneei, Mohsen
    Afkali-Kusha, Ali
    Navabi, Zainalabedin
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1727 - +
  • [2] Optimized Core-links for Low-latency NoCs
    Kawano, Ryuta
    Tade, Seiichi
    Fujiwara, Ikki
    Matsutani, Hiroki
    Amano, Hideharu
    Koibuchi, Michihiro
    [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 172 - 176
  • [3] Low-latency multichannel wireless mesh networks
    McTasney, Robert
    Grunwald, Dirk
    Sicker, Douglas
    [J]. PROCEEDINGS - 16TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS, VOLS 1-3, 2007, : 1082 - +
  • [4] A low-latency memory-cube network with dual diagonal mesh topology and bypassed pipelines
    Oda, Masashi
    Keida, Kai
    Yasudo, Ryota
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2024,
  • [5] Low-latency broadcast in multirate wireless mesh networks
    Chou, Chun Tung
    Misra, Archan
    Qadir, Junaid
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2006, 24 (11) : 2081 - 2091
  • [6] Low-Latency Routing on Mesh-Like Backbones
    Gvozdiev, Nikola
    Vissicchio, Stefano
    Karp, Brad
    Handley, Mark
    [J]. HOTNETS-XVI: PROCEEDINGS OF THE 16TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS, 2017, : 136 - 142
  • [7] Deflection Routing for Multi-Level FPGA Overlay NoCs
    Kumar, Chethan H. B.
    Agarwal, Shubham
    Kapre, Nachiket
    [J]. 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 149 - 156
  • [8] Optimizing multi-level ReRAM memory for low latency and low energy consumption
    Hosseinzadeh, Shima
    Klemm, Marius
    Fischer, Georg
    Fey, Dietmar
    [J]. IT-INFORMATION TECHNOLOGY, 2023, 65 (1-2): : 52 - 64
  • [9] Reliable Low-Latency Wi-Fi Mesh Networks
    Gokalgandhi, Bhargav
    Tavares, Marcos
    Samardzija, Dragan
    Seskar, Ivan
    Gacanin, Haris
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (06) : 4533 - 4553
  • [10] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Fujiwara, Ikki
    Kagami, Takahiro
    Take, Yasuhiro
    Kuroda, Tadahiro
    Bogdan, Paul
    Marculescu, Radu
    Amano, Hideharu
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,