共 50 条
- [1] Intra-task voltage scheduling for low-energy hard real-time applications [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02): : 20 - 30
- [2] Profile-based optimal intra-task voltage scheduling for hard real-time applications [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 87 - 92
- [4] An intra-task DVS algorithm exploiting program path locality for real-time embedded systems [J]. HIGH PERFORMANCE COMPUTING - HIPC 2005, PROCEEDINGS, 2005, 3769 : 225 - 234
- [5] A profile-based energy-efficient intra-task voltage scheduling algorithm for hard real-time applications [J]. ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 271 - 274
- [6] Reliability-aware optimization for DVS-enabled real-time embedded systems [J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 780 - 783
- [8] A Hybrid DVS Scheduling Approach for Hard Real-Time Systems [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC 2009), VOLS 1-9, 2009, : 2848 - 2853
- [10] Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 450 - 455