Runahead execution: An effective alternative to large instruction windows

被引：28

作者：

Mutlu, O ^{[1
]}

Stark, J ^{[1
]}

Wilkerson, C ^{[1
]}

Patt, YN ^{[1
]}

机构：

[1] Univ Texas, Austin, TX 78712 USA

来源：

IEEE MICRO | 2003年 / 23卷 / 06期

关键词：

D O I：

10.1109/MM.2003.1261383

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

AN INSTRUCTION WINDOW THAT CAN TOLERATE LATENCIES TO DRAM MEMORY IS PROHIBITIVELY COMPLEX AND POWER HUNGRY. TO AVOID HAVING TO BUILD SUCH LARGE WINDOWS, RUNAHEAD EXECUTION USES OTHERWISE-IDLE CLOCK CYCLES TO ACHIEVE AN AVERAGE 22 PERCENT PERFORMANCE IMPROVEMENT FOR PROCESSORS WITH INSTRUCTION WINDOWS OF CONTEMPORARY SIZES. THIS TECHNIQUE INCURS ONLY A SMALL HARDWARE COST AND DOES NOT SIGNIFICANTLY INCREASE THE PROCESSOR'S COMPLEXITY.

引用

页码：20 / 25

页数：6

共 50 条

[1] Runahead execution: An alternative to very large instruction windows for out-of-order processors
Mutlu, O
Stark, J
Wilkerson, C
Patt, YN
NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 129 - 140
[2] Filtered Runahead Execution with a Runahead Buffer
Hashemi, Milad
Patt, Yale N.
PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), 2015, : 358 - 369
[3] Precise Runahead Execution
Naithani, Ajeya
Feliu, Josue
Adileh, Almutaz
Eeckhout, Lieven
IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (01) : 71 - 74
[4] Precise Runahead Execution
Naithani, Ajeya
Feliu, Josue
Adileh, Almutaz
Eeckhout, Lieven
2020 IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2020), 2020, : 397 - 410
[5] SPREX: A Soft Processor with Runahead Execution
Aasaraai, Kaveh
Moshovos, Andreas
2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
[6] Techniques for efficient processing in runahead execution engines
Mutlu, O
Kim, F
Patt, YN
32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 370 - 381
[7] Energy Efficient Runahead Execution on a Tightly Coupled Heterogeneous Core
Mashimo, Susumu
Shioya, Ryota
Inoue, Koji
PROCEEDINGS OF INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION (HPC ASIA 2020), 2020, : 207 - 216
[8] Using Runahead Execution to Hide Memory Latency in High Level Synthesis
Fleming, Shane T.
Thomas, David B.
2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 109 - 116
[9] Efficient runahead execution: Power-efficient memory latency tolerance
Mutlu, O
Kim, H
Patt, YN
IEEE MICRO, 2006, 26 (01) : 10 - 20
[10] Combining Thread Level Speculation, Helper Threads, and Runahead Execution
Xekalakis, Polychronis
Ioannou, Nikolas
Cintra, Marcelo
ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 410 - 420

← 1 2 3 4 5 →