共 50 条
- [2] Power and scaling rules of CMOS high-speed A/D converters [J]. ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 25 - 47
- [3] A power estimation model for high-speed CMOS A/D converters [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 401 - 405
- [4] HIGH-SPEED PIPELINED CMOS ENCODER FOR FLASH A/D CONVERTERS [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2088 - 2091
- [6] CMOS comparators for high-speed and low-power applications [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
- [7] NOVEL-APPROACH TO HIGH-SPEED CMOS CURRENT COMPARATORS [J]. ELECTRONICS LETTERS, 1992, 28 (03) : 310 - 312
- [8] A High-Speed Method of Dynamic Comparators for SAR Analog to Digital Converters [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 85 - 88
- [9] CMOS dynamic comparators for pipeline A/D converters [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 157 - 160