Dedicated hardware processor and corresponding system-on-chip design for real-time laser speckle imaging

被引:11
|
作者
Jiang, Chao [1 ]
Zhang, Hongyan [1 ]
Wang, Jia [1 ]
Wang, Yaru [1 ]
He, Heng [1 ]
Liu, Rui [1 ]
Zhou, Fangyuan [1 ]
Deng, Jialiang [1 ]
Li, Pengcheng [1 ]
Luo, Qingming [1 ]
机构
[1] Huazhong Univ Sci & Technol, Britton Chance Ctr Biomed Photon, Wuhan Natl Lab Optoelect, Wuhan 430074, Peoples R China
基金
中国国家自然科学基金;
关键词
biomedical optics; image processing; speckle; SPECIAL-PURPOSE COMPUTER; CORTICAL SPREADING DEPRESSION; BLOOD-FLOW VISUALIZATION; PERIINFARCT DEPOLARIZATIONS; ELECTROHOLOGRAPHY; VELOCIMETRY; FLOWMETRY; PERFUSION; IMAGES; CORTEX;
D O I
10.1117/1.3651772
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
Laser speckle imaging (LSI) is a noninvasive and full-field optical imaging technique which produces two-dimensional blood flow maps of tissues from the raw laser speckle images captured by a CCD camera without scanning. We present a hardware-friendly algorithm for the real-time processing of laser speckle imaging. The algorithm is developed and optimized specifically for LSI processing in the field programmable gate array (FPGA). Based on this algorithm, we designed a dedicated hardware processor for real-time LSI in FPGA. The pipeline processing scheme and parallel computing architecture are introduced into the design of this LSI hardware processor. When the LSI hardware processor is implemented in the FPGA running at the maximum frequency of 130 MHz, up to 85 raw images with the resolution of 640x480 pixels can be processed per second. Meanwhile, we also present a system on chip (SOC) solution for LSI processing by integrating the CCD controller, memory controller, LSI hardware processor, and LCD display controller into a single FPGA chip. This SOC solution also can be used to produce an application specific integrated circuit for LSI processing. (C) 2011 Society of Photo-Optical Instrumentation Engineers (SPIE). [DOI: 10.1117/1.3651772]
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Hardware support for real-time reconfigurable system-on-chip
    Waldeck, PJ
    Bergmann, NW
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 464 - 469
  • [2] Real-time execution monitoring on multi-processor system-on-chip
    Holma, Kalle
    Arpinen, Tero
    Salminen, Erno
    Hännikäinen, Marko
    Hämäläinen, Timo D.
    [J]. 2008 International Symposium on System-on-Chip Proceedings, SOC 2008, 2008,
  • [3] Real-Time Execution Monitoring on Multi-Processor System-on-Chip
    Holma, Kalle
    Arpinen, Tero
    Salminen, Erno
    Hannikainen, Marko
    Hamalainen, Timo D.
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 23 - 28
  • [4] Reconfigurable Ultrasonic System-on-Chip Hardware (RUSH) Platform for Real-Time Ultrasonic Imaging Applications
    Govindan, Pramod
    Gilliland, Spenser
    Gonnot, Thomas
    Saniie, Jafar
    [J]. 2012 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2012, : 463 - 466
  • [5] A Real-time Emotion Recognition System Based on an AI System-On-Chip Design
    Li, Wei-Chih
    Yang, Cheng-Jie
    Fang, Wai-Chi
    [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 29 - 30
  • [6] A System-On-Chip FPGA Design for Real-Time Traffic Signal Recognition System
    Zhou, Yuteng
    Chen, Zhilu
    Huang, Xinming
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1778 - 1781
  • [7] Reconfigurable and Programmable System-on-Chip Hardware Platform for Real-time Ultrasonic Testing Applications
    Govindan, Pramod
    Wang, Boyang
    Wu, Pingping
    Palkov, Ivan
    Vasudevan, Vidya
    Saniie, Jafar
    [J]. 2015 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2015,
  • [8] Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC)
    Aust, Stefan
    Richter, Harald
    [J]. PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON ADVANCED ENGINEERING COMPUTING AND APPLICATIONS IN SCIENCES (ADVCOMP 2010), 2010, : 47 - 52
  • [9] Towards real-time video watermarking for system-on-chip
    Petitjean, G
    Dugelay, JL
    Gabriele, S
    Rey, C
    Nicolai, J
    [J]. IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, 2002, : 597 - 600
  • [10] A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization
    Wallner, S
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (6-7) : 350 - 367