共 50 条
- [1] Efficient Hardware Acceleration of Convolutional Neural Networks [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 191 - 192
- [3] Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration [J]. 2017 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW), 2017, : 344 - 352
- [4] Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration [J]. 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
- [6] An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks [J]. FUTURE INTERNET, 2020, 12 (07):
- [7] Design of Convolutional Neural Networks Hardware Acceleration Based on FPGA [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2019, 41 (11): : 2599 - 2605
- [9] A Configurable and Versatile Architecture for Low Power, Energy Efficient Hardware Acceleration of Convolutional Neural Networks [J]. 2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
- [10] An Efficient Reconfigurable Hardware Accelerator for Convolutional Neural Networks [J]. 2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 1337 - 1341