共 50 条
- [1] On-chip Training of Memristor Based Deep Neural Networks [J]. 2017 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2017, : 3527 - 3534
- [3] On-chip learning in pulsed silicon neural networks [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 693 - 696
- [4] An On-Chip Learning Accelerator for Spiking Neural Networks using STT-RAM Crossbar Arrays [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1019 - 1024
- [5] Impact of On-Chip Interconnection in a Large-Scale Memristor Crossbar Array for Neural Network Accelerator and Neuromorphic Chip [J]. 2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
- [6] Analysis of on-chip communication properties in accelerator architectures for Deep Neural Networks [J]. 2021 15TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2021), 2021, : 9 - 14
- [8] Architecture and algorithms for syntetizable neural networks with on-chip learning [J]. ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 265 - +
- [9] Efficient Identification of Critical Faults in Memristor Crossbars for Deep Neural Networks [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1074 - 1077
- [10] On-Chip Memory Optimization of High Efficiency Accelerator for Deep Convolutional Neural Networks [J]. 2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 82 - 83