Core Minimization in SAT-based Abstraction

被引:0
|
作者
Belov, Anton [1 ]
Chen, Huan [1 ]
Mishchenko, Alan [2 ]
Marques-Silva, Joao [1 ,3 ]
机构
[1] Univ Coll Dublin, Complex & Adapt Syst Lab, Dublin, Ireland
[2] Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA
[3] Univ Tecn Lisboa, IST INESC ID, Lisbon, Portugal
关键词
VERIFICATION; ALGORITHMS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Automatic abstraction is an important component of modern formal verification flows. A number of effective SAT-based automatic abstraction methods use unsatisfiable cores to guide the construction of abstractions. In this paper we analyze the impact of unsatisfiable core minimization, using state-of-the-art algorithms for the computation of minimally unsatisfiable subformulas (MUSes), on the effectiveness of a hybrid (counterexample-based and proof-based) abstraction engine. We demonstrate empirically that core minimization can lead to a significant reduction in the total verification time, particularly on difficult testcases. However, the resulting abstractions are not necessarily smaller. We notice that by varying the minimization effort the abstraction size can be controlled in a non-trivial manner. Based on this observation, we achieve a further reduction in the total verification time.
引用
收藏
页码:1411 / 1416
页数:6
相关论文
共 50 条
  • [1] SAT-Based Minimization of Deterministic ω-Automata
    Baarir, Souheib
    Duret-Lutz, Alexandre
    [J]. LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING, (LPAR-20 2015), 2015, 9450 : 79 - 87
  • [2] SAT-Based algorithms for logic minimization
    Sapra, S
    Theobald, M
    Clarke, E
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 510 - 517
  • [3] Dynamic abstraction using SAT-based BMC
    Zhang, L
    Prasad, MR
    Hsiao, MS
    Sidle, T
    [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 754 - 757
  • [4] SAT-based counterexample guided abstraction refinement
    Clarke, EM
    [J]. MODEL CHECKING SOFTWARE, PROCEEDINGS, 2002, 2318 : 1 - 1
  • [5] Abstraction and BDDs complement SAT-based BMC in DiVer
    Gupta, A
    Ganai, M
    Wang, C
    Yang, ZJ
    Ashar, P
    [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 206 - 209
  • [6] SAT-based counterexample-guided abstraction refinement
    Clarke, EA
    Anubhav, G
    Strichman, O
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (07) : 1113 - 1123
  • [7] Combining abstraction refinement and SAT-Based model checking
    Amla, Nina
    McMillan, Kenneth L.
    [J]. Tools and Algorithms for the Construction and Analysis of Systems, Proceedings, 2007, 4424 : 405 - 419
  • [8] SAT-Based State Encoding for Peak Current Minimization
    Lee, Yongho
    Choi, Kiyoung
    Kim, Taewhan
    [J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 432 - 435
  • [9] A Dynamic Expansion Order Algorithm for the SAT-based Minimization
    Lin, Chia-Chun
    Tam, Kit Seng
    Ko, Chana-Cheng
    Yen, Hsin-Ping
    Wei, Shenz-Hsiu
    Chen, Yung-Chih
    Wang, Chun-Yao
    [J]. 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 271 - 276
  • [10] Lazy Abstraction and SAT-Based Reachability in Hardware Model Checking
    Vizel, Yakir
    Grumberg, Orna
    Shoham, Sharon
    [J]. PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), 2012, : 173 - 181