Multi-Objective Hardware-Software Co-Optimization for the SNIPER Multi-Core Simulator

被引:0
|
作者
Chis, Radu [1 ]
Vintan, Lucian [2 ]
机构
[1] Tech Univ, Dept Comp Sci, Cluj Napoca, Romania
[2] Lucian Blaga Univ, Comp Sci Elect Engn Dept, Sibiu, Romania
关键词
Design Space Exploration; Multi-objective; Optimization Algorithms; Sniper Multi-Core Simulator; SPLASH-2; benchmarks;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Modern complex microarchitectures with multicore systems like CPUs, APUs (accelerated processing units) and GPUs require hundreds or thousands of hardware parameters to be fine-tuned to get the best results regarding different objectives like: performance, hardware complexity (integration area), power consumption, temperature, etc. These are only a few of the objectives needed to be taken into consideration when designing a new multicore system. Exploring this huge design space requires special tools like automatic design space exploration frameworks to optimize the hardware parameters. Although the microarchitecture might be very complex, the performance of the applications is also highly dependent on the degree of software optimization. This adds a new challenge to the DSE process. In this paper, using the multi-objective design space exploration tool FADSE, we tried to optimize the hardware and software parameters of the multicore SNIPER simulator running SPLASH-2 benchmarks suite. We optimized the hardware parameters (nr cores, cache sizes, cache associativity, etc.) and software parameters (GCC optimizations, threads, and scheduler) values that have been varied during the DSE process and shown the impact of these parameters on the optimization's multi-objectives (performance, area and power consumption). Furthermore, for the best found Pareto configurations the temperatures will be computed so that in the end we will have a 4-dimensional objective space.
引用
收藏
页码:3 / +
页数:2
相关论文
共 50 条
  • [1] MULTI-OBJECTIVE OPTIMIZATION FOR AN ENHANCED MULTI-CORE SNIPER SIMULATOR
    Chis, Radu
    Florea, Adrian
    Buduleci, Claudiu
    Vintan, Lucian
    [J]. PROCEEDINGS OF THE ROMANIAN ACADEMY SERIES A-MATHEMATICS PHYSICS TECHNICAL SCIENCES INFORMATION SCIENCE, 2018, 19 (01): : 85 - 93
  • [2] A genetic algorithm based approach for multi-objective hardware/software co-optimization
    Banerjee, Tania
    Gadou, Mohamed
    Ranka, Sanjay
    [J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2016, 10 : 36 - 47
  • [3] A Multi-Objective Optimization Genetic Algorithm for SOPC Hardware-Software Partitioning
    Fu Yang
    Liu Xin
    Guo Peiyuan
    [J]. ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 1142 - 1148
  • [4] Power-Aware Multi-Core Simulation for Early Design Stage Hardware/Software Co-Optimization
    Heirman, Wim
    Sarkar, Souradip
    Carlson, Trevor E.
    Hur, Ibrahim
    Eeckhout, Lieven
    [J]. PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 3 - 12
  • [5] Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs
    Jiang, Zhe
    Yang, Kecheng
    Fisher, Nathan
    Guan, Nan
    Audsley, Neil C.
    Dong, Zheng
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (01) : 89 - 104
  • [6] Hardware-Software Partitioning of Soft Multi-Core Cyber-Physical Systems
    Babjak, Benjamin
    Volgyesi, Peter
    Ledeczi, Akos
    [J]. PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS CONTEL 2015, 2015,
  • [7] A genetic algorithm based approach for multi-objective hardware/software co-optimization (vol 10, pg 36, 2016)
    Banerjee, Tania
    Gadou, Mohamed
    Ranka, Sanjay
    [J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2016, 12 : 55 - 55
  • [8] Applying Multi-Core Model Checking to Hardware-Software Partitioning in Embedded Systems
    Trindade, Alessandro
    Ismail, Hussama
    Cordeiro, Lucas
    [J]. 2015 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2015, : 102 - 105
  • [9] Hardware-Software Co-optimization of Memory Management in Dynamic Languages
    Ismail, Mohamed
    Suh, G. Edward
    [J]. PROCEEDINGS OF THE 2018 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM'18), 2018, : 45 - 58
  • [10] Hardware-Software Co-optimization of Memory Management in Dynamic Languages
    Ismail, Mohamed
    Suh, G. Edward
    [J]. ACM SIGPLAN NOTICES, 2018, 53 (05) : 45 - 58