Design of a 8 Bit Current-Steering DAC for a GSM Transmitter

被引：0
|
作者：
Marin, Mihai-Eugen [1 ]
Brinzei, Catalin [2 ]
Constantinescu, Florin [1 ]
Gheorghe, Alexandru [1 ]
Ursac, Iulian [2 ]
机构：
[1] Univ Politehn Bucuresti, Dept Elect Engn, Bucharest, Romania
[2] Infineon Technol Romania SCS, Bucharest, Romania
来源：
2014 INTERNATIONAL SYMPOSIUM ON FUNDAMENTALS OF ELECTRICAL ENGINEERING (ISFEE) | 2014年
关键词：
Calibration; Current steering DAC; Digital to analog converter;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An 8 bit 1GSPs DAC targeting transmitters for mobile communications terminals has been implemented in 0.18 mu m TSMC technology. A correction scheme is used for the current sources in order to achieve a SFDR greater than 50dB after layout parasitic extraction in the 10MHz bandwidth. The simulated values for INL/DNL are 0.268 LSB and 0.377 LSB respectively. A 5+3 segmented architecture is used in order to reduce glitches. At 1Gbps sample rate, the total power consumption is estimated to be 15 mW on 2.5V/1.5V analog/digital supply voltages with a total die area of 0.23 mm(2).
引用
收藏
页数：5
相关论文
共 50 条
  • [1] An 8-bit 700Ms/s Current-steering DAC
    Luo, Lei
    Ren, Jun Yan
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1917 - 1920
  • [2] CMOS 8-Bit Current-Steering Digital Random Return to Zero DAC
    Mathurkar, Piyush K.
    Mali, Madan B.
    [J]. ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 615 - 622
  • [3] A 10-bit Current-steering Fibonacci DAC with DEM
    Nazvanov, Artem A.
    Yenuchenko, Mikhail S.
    [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 780 - 783
  • [4] A 14-bit current-steering DAC with current-mode deglitcher
    Pirkkalaniemi, J
    Waltari, M
    Kosunen, M
    Sumanen, L
    Halonen, K
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (01) : 33 - 45
  • [5] A 14-bit Current-Steering DAC with Current-Mode Deglitcher
    J. Pirkkalaniemi
    M. Waltari
    M. Kosunen
    L. Sumanen
    K. Halonen
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 35 : 33 - 45
  • [6] A 12-bit 250-MHz current-steering DAC
    Huang, CY
    Hou, TT
    Wang, HY
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 451 - 454
  • [7] A programmable 6 bit DAC of current-steering dedicated to nerve stimulator
    Rekik, N.
    S'Habou, S.
    Benhamida, A.
    Samet, M.
    [J]. 2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 289 - 293
  • [8] A 12-bit current-steering DAC with calibration by combination selection
    Virtanen, Kati
    Maunu, Janne
    Poikonen, Jonne
    Paasio, Ari
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1469 - 1472
  • [9] Design of 12-bit 100-MHz current-steering DAC for SOC applications
    Huang, CY
    Hou, TT
    Chuang, CC
    Wang, HY
    [J]. FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 117 - 122
  • [10] Dynamic calibration of current-steering DAC
    Su, Chao
    Geiger, R. L.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 117 - +
12345