A General-Purpose and Configurable Planar Data Processor for Energy-Efficient Pooling Computation

被引:0
|
作者
Pan, Lunshuai [1 ]
Xue, Peng [2 ]
Li, Hongxing [1 ]
Sun, Litao [1 ]
Huang, Mingqiang [2 ]
机构
[1] Southeast Univ, Sch Elect Sci & Engn, Minist Educ, SEU FEI Nanopico Ctr,Key Lab MEMS, Nanjing 210096, Peoples R China
[2] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen, Peoples R China
关键词
Energy-Efficient; CNN accelerator; Pooling; ACCELERATOR;
D O I
10.1109/AICAS54282.2022.9869992
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Convolutional Neural Networks (CNN) have been widely used in artificial intelligence applications. A typical CNN contains both convolution and pooling layer, in which the convolution is to detect local conjunctions of features and the pooling is to merge similar patterns into one. It is necessary to make pooling operation, which plays a great role in CNN. Up to now, there have been numerous researches on CNN accelerators, however, most of the previous works are only focused on the acceleration of convolution layers, and the specific studies on pooling units are still lacking. Besides, the existing pooling designs are usually constrained by either the poor flexibility or the low energy/area efficiency. In this work, we propose a general purpose and energy-efficient planar data processor to support the pooling operation from different CNN structure. By using the configurable data path control method, the processor is able to support universal pooling operation with arbitrary input feature shape and arbitrary pooling kerneUstride/padding size. Besides, the processor exhibits high efficiency with hardware utilization ratio near 100% during operation, indicating good performance of the design. Most importantly, it is energy-efficient that exhibits 86%-off on power consumption and 62%-off on area utilization when compared with the separate pooling module of NVDLA (NVIDIA Deep Learning Accelerator), thus is particularly suitable for the resource-limited edge intelligent devices.
引用
收藏
页码:33 / 36
页数:4
相关论文
共 50 条
  • [1] Specification of a configurable general-purpose protocol processor
    Henriksson, T
    Nordqvist, U
    Liu, D
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2002, 149 (03): : 198 - 202
  • [2] Optimizing General-Purpose CPUs for Energy-Efficient Mobile Web Computing
    Zhu, Yuhao
    Reddi, Vijay Janapa
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2017, 35 (01):
  • [3] A GENERAL-PURPOSE SIGNAL PROCESSOR
    FREY, AH
    MINTZER, FC
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 224 - 224
  • [4] No Such Thing as a General-Purpose Processor
    Chisnall, David
    COMMUNICATIONS OF THE ACM, 2014, 57 (12) : 44 - 48
  • [5] Runtime reconfiguration techniques for efficient general-purpose computation
    Xu, BX
    Albonesi, DH
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (01): : 42 - 52
  • [6] TENG: A General-Purpose and Efficient Processor Architecture for Accelerating DNN
    Zhang, Zekun
    Cai, Yujie
    Liao, Tianjiao
    Xu, Chengyu
    Jiao, Xin
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 149 - 153
  • [7] General-purpose DNA computation
    Junlan Liu
    Da Han
    Science China(Chemistry), 2024, (07) : 2134 - 2135
  • [8] General-purpose DNA computation
    Liu, Junlan
    Han, Da
    SCIENCE CHINA-CHEMISTRY, 2024, 67 (07) : 2134 - 2135
  • [9] General-purpose DNA computation
    Junlan Liu
    Da Han
    Science China(Chemistry), 2024, 67 (07) : 2134 - 2135
  • [10] GENERAL-PURPOSE PROCESSOR FOR TYPOGRAPHIC EDITING
    FABER, R
    MURASZKIEWICZ, M
    OSTROWSKI, M
    INTERNATIONAL FORUM ON INFORMATION AND DOCUMENTATION, 1987, 12 (03): : 19 - 20