IOb-Cache: A High-Performance Configurable Open-Source Cache

被引:3
|
作者
Roque, Joao, V [1 ]
Lopes, Joao D. [2 ]
Vestias, Mario P. [2 ,3 ,4 ]
de Sousa, Jose T. [2 ,5 ]
机构
[1] IObundle Lda, P-1000158 Lisbon, Portugal
[2] INESC ID, P-1000029 Lisbon, Portugal
[3] Inst Super Engn Lisboa, P-1959007 Lisbon, Portugal
[4] Inst Politecn Lisboa, P-1549003 Lisbon, Portugal
[5] Univ Lisbon, Inst Super Tecn, P-1649004 Lisbon, Portugal
关键词
open-source; cache; pipeline; AXI; FPGA;
D O I
10.3390/a14080218
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Open-source processors are increasingly being adopted by the industry, which requires all sorts of open-source implementations of peripherals and other system-on-chip modules. Despite the recent advent of open-source hardware, the available open-source caches have low configurability, limited lack of support for single-cycle pipelined memory accesses, and use non-standard hardware interfaces. In this paper, the IObundle cache (IOb-Cache), a high-performance configurable open-source cache is proposed, developed and deployed. The cache has front-end and back-end modules for fast integration with processors and memory controllers. The front-end module supports the native interface, and the back-end module supports the native interface and the standard Advanced eXtensible Interface (AXI). The cache is highly configurable in structure and access policies. The back-end can be configured to read bursts of multiple words per transfer to take advantage of the available memory bandwidth. To the best of our knowledge, IOb-Cache is currently the only configurable cache that supports pipelined Central Processing Unit (CPU) interfaces and AXI memory bus interface. Additionally, it has a write-through buffer and an independent controller for fast, most of the time 1-cycle writing together with 1-cycle reading, while previous works only support 1-cycle reading. This allows the best clocks-per-Instruction (CPI) to be close to one (1.055). IOb-Cache is integrated into IOb System-on-Chip (IOb-SoC) Github repository, which has 29 stars and is already being used in 50 projects (forks).
引用
收藏
页数:20
相关论文
共 50 条
  • [1] HPDcache: Open-Source High-Performance L1 Data Cache for RISC-V Cores
    Fuguet, Cesar
    [J]. PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 377 - 378
  • [2] PBBCache: An open-source parallel simulator for rapid prototyping and evaluation of cache-partitioning and cache-clustering policies
    Garcia-Garcia, Adrian
    Carlos Saez, Juan
    Luis Risco-Martin, Jose
    Prieto-Matias, Manuel
    [J]. JOURNAL OF COMPUTATIONAL SCIENCE, 2020, 42
  • [3] COMPLETE HIGH-PERFORMANCE CACHE SYSTEM FOR THE 80386
    SAFAI, M
    STODIECK, R
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (10) : 664 - 674
  • [4] Adaptive cache compression for high-performance processors
    Alameldeen, AR
    Wood, DA
    [J]. 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 212 - 223
  • [5] Open2C: Open-source Generator for Exploration of Coherent Cache Memory Subsystems
    Butko, Anastasiia
    Chen, Albert
    Donofrio, David
    Fatollahi-Fard, Farzad
    Shalf, John
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 311 - 317
  • [6] An open-source, high-performance tool for automated sleep staging
    Vallat, Raphael
    Walker, Matthew P.
    [J]. ELIFE, 2021, 10
  • [7] Cache-oblivious High-performance Similarity Join
    Perdacher, Martin
    Plant, Claudia
    Boehm, Christian
    [J]. SIGMOD '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2019, : 87 - 104
  • [8] ACDC: Small, Predictable and High-Performance Data Cache
    Segarra, Juan
    Rodriguez, Clemente
    Gran, Ruben
    Aparicio, Luis C.
    Vinals, Victor
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (02) : 38
  • [9] SCP: Shared Cache Partitioning for High-Performance GEMM
    Su, Xing
    Liao, Xiangke
    Jiang, Hao
    Yang, Canqun
    Xue, Jingling
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 15 (04)
  • [10] Flash-Aware High-Performance and Endurable Cache
    Xia, Qianbin
    Xiao, Weijun
    [J]. 2015 IEEE 23RD INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2015), 2015, : 47 - 50