A run-time reconfigurable datapath architecture for image processing applications

被引:0
|
作者
Boschetti, MR [1 ]
Silva, IS [1 ]
Bampi, S [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil
关键词
D O I
10.1109/DATE.2004.1269237
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a run-time reconfigurable architecture targeted to flexible low-level image processing functions. The purpose is to present the evolution of the DRIP (Dynamically Reconfigurable Image Processor) architecture from a statically configurable datapath design to a dynamically reconfigurable approach. The methodology used to redefine the datapath basic building blocks and the hardware units developed to provide an efficient and flexible image processing system are also discussed. An important issue is the granularity of the basic processing elements of the datapath, in view of the combination of programmable function by hardware control - the classical datapath paradigm - and the dynamic reconfiguration. DRIP can perform a large set of digital image processing algorithms with real-time performance to fulfill the requirements of contemporary complex applications.
引用
下载
收藏
页码:242 / 247
页数:6
相关论文
共 50 条
  • [1] Framework for architecture-independent run-time reconfigurable applications
    Lehn, DI
    Hudson, RD
    Athanas, PM
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 162 - 172
  • [2] A Run-time Reconfigurable Cache Architecture
    Nowak, Fabian
    Buchty, Rainer
    Karl, Wolfgang
    PARALLEL COMPUTING: ARCHITECTURES, ALGORITHMS AND APPLICATIONS, 2008, 15 : 757 - +
  • [3] Efficient datapath merging for the overhead reduction of run-time reconfigurable systems
    Mahmood Fazlali
    Ali Zakerolhosseini
    Georgi Gaydadjiev
    The Journal of Supercomputing, 2012, 59 : 636 - 657
  • [4] Dynamically Scalable NoC Architecture for Implementing Run-Time Reconfigurable Applications
    Ijaz, Qaiser
    Kidane, Hiliwi Leake
    Bourennane, El-Bay
    Ochoa-Ruiz, Gilberto
    MICROMACHINES, 2023, 14 (10)
  • [5] Efficient datapath merging for the overhead reduction of run-time reconfigurable systems
    Fazlali, Mahmood
    Zakerolhosseini, Ali
    Gaydadjiev, Georgi
    JOURNAL OF SUPERCOMPUTING, 2012, 59 (02): : 636 - 657
  • [6] Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware
    Fons, M.
    Fons, F.
    Canto, E.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 991 - 995
  • [7] Architecture of Run-time Reconfigurable Channel Decoder
    Rajore, Ritesh
    Nandy, S. K.
    Jamadagni, H. S.
    2009 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-8, 2009, : 2961 - 2966
  • [8] Run-time reconfigurable systems for digital signal processing applications: A survey
    Shoa, A
    Shirani, S
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (03): : 213 - 235
  • [9] Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey
    Alireza Shoa
    Shahram Shirani
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 213 - 235
  • [10] A run-time reconfigurable engine for image interpolation
    Hudson, RD
    Lehn, DI
    Athanas, PM
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 88 - 95