Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip

被引:0
|
作者
Rijpkema, E [1 ]
Goossens, K [1 ]
Radulescu, A [1 ]
Dielissen, J [1 ]
van Meerbergen, J [1 ]
Wielage, P [1 ]
Waterlander, E [1 ]
机构
[1] Philips Res Labs, Eindhoven, Netherlands
来源
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional interconnects, such as networks on chip (NoC), must be used. It is shown that guaranteed services are essential in achieving this decoupling. Guarantees typically come at the cost of lower resource utilisation. To avoid this, they must be used in combination with best-effort services. The key element of this NoC is a router consisting conceptually of two parts; the so-called guaranteed-throughput (GT) and best-effort (BE) routers. The GT and BE router architectures are combined in an efficient implementation by sharing resources. The trade-offs between hardware complexity and efficiency of the combined router are shown that motivate the choices. The reasoning for the trade-offs is validated with a prototype router implementation. A layout is shown of an input-queued wormhole 5 x 5 router with an aggregate bandwidth of 80 Gbit/s. It occupies 0.26 mm(2) in a 0.13 mum technology. This shows that our router provides high performance at-reasonable cost, bringing NoCs one step closer.
引用
收藏
页码:294 / 302
页数:9
相关论文
共 50 条
  • [1] Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip
    Rijpkema, E
    Goossens, KGW
    Radulescu, A
    Dielissen, J
    van Meerbergen, J
    Wielage, P
    Waterlander, E
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 350 - 355
  • [2] Networks on silicon: Combining best-effort and guaranteed services
    Goossens, K
    van Meerbergen, J
    Peeters, A
    Wielage, P
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 423 - 425
  • [3] Design of IP plus ATM switch router architecture for best-effort and guaranteed services in the next generation public data networks
    Shiomoto, K
    Uga, M
    Omotani, M
    Shimizu, S
    [J]. 2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 89 - 94
  • [4] DESIGN CONCEPT AND MICROARCHITECTURE OF NETWORK-ON-CHIP WITH BEST-EFFORT AND GUARANTEED-THROUGHPUT SERVICES
    Samman, Faizal Arya
    Hollstein, Thomas
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2019, 15 (01): : 305 - 319
  • [5] Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip
    Munk, Peter
    Freier, Matthias
    Richling, Jan
    Chen, Jian-Jia
    [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 353 - 360
  • [6] On the integration of best-effort and guaranteed performance services
    Altman, E
    Artiges, D
    Traore, K
    [J]. EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1999, 10 (02): : 125 - 134
  • [7] Analysis and Design of Best-Effort Broadcasting Services in Cellular Networks
    Park, Eun-Chan
    Kim, Minho
    Park, Kyung-Joon
    [J]. IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2013, 62 (08) : 3953 - 3963
  • [8] Integration of pricing models between best-effort and guaranteed performance services in telecommunication networks
    Baglietto, M
    Bolla, R
    Davoli, F
    Marchese, M
    Mongelli, M
    [J]. CONTROL ENGINEERING PRACTICE, 2003, 11 (10) : 1209 - 1226
  • [9] A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic
    Hansson, Andreas
    Goossens, Kees
    Radulescu, Andrei
    [J]. VLSI DESIGN, 2007,
  • [10] Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems
    Leung, Lap-Fai
    Tsui, Chi-Ying
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 833 - 838