共 50 条
- [1] BIST for word-oriented DRAM [J]. 1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 31 - 37
- [2] March tests for word-oriented memories [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 501 - 508
- [3] Generic DFT approach for pattern sensitive faults in word-oriented memories [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (03): : 199 - 202
- [4] Evaluation for intra-word faults in word-oriented RAMs [J]. 13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 283 - 288
- [5] Detecting intra-word faults in word-oriented memories [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 241 - 247
- [6] Tests for word-oriented content addressable memories [J]. PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 151 - 156
- [7] Test and diagnosis of word-oriented multiport memories [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 248 - 253
- [8] Testing of inter-word coupling faults in word-oriented SRAMs [J]. 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 111 - 119
- [9] Validating word-oriented processors for bit and multi-word operations [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 473 - 488
- [10] An efficient transparent test scheme for embedded word-oriented memories [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 574 - 579