Dynamic Compensation Based Low-cost Power-analysis Countermeasure for Elliptic Curve Cryptography and Its Hardware Structure

被引:0
|
作者
Li Wei [1 ]
Zeng Han [1 ]
Chen Tao [1 ]
Nan Longmei [2 ]
机构
[1] PLA Informat Engn Univ, Zhengzhou 450000, Peoples R China
[2] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
Elliptic Curve Cryptography (ECC); Correlation Power Analysis (CPA); Low cost; Simulated annealing algorithm; RESISTANCE;
D O I
10.11999/JEIT210581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The power-analysis countermeasure for Elliptic Curve Cryptographic (ECC) chips endures large area, power consumption and performance degradation. In this paper, the difference in the probability distribution of the intermediate data Hamming distance is analyzed when the key guess is correct and incorrect in the point multiplication of ECC. A power compensation method based on dynamic Hamming distance control is proposed, which uses the simulated annealing algorithm offline to find the optimal mapping matrix. Finally, a mapping compensation model of equal probability on the elliptic curve cryptographic hardware is formed, which greatly reduces the correlation between intermediate data and power consumption. At the same time, a low-cost synchronous power compensation circuit is designed in the guidance of this model. Under the CMOS 40 nm process, the area of protected ECC128 is only increased by 22.8%. Experiments and tests are carried out on the Sakura-G board. The power overhead is 18.8%, and the number of minimum leakage traces is greater than 10(4), which is increased by 312 times. This countermeasure is the same as randomization with low cost and no impact on the throughput rate, which is suitable for high-speed or resource-constrained ECC circuits.
引用
收藏
页码:2439 / 2448
页数:10
相关论文
共 17 条
  • [1] Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks
    Bellizia, Davide
    Bongiovanni, Simone
    Monsurro, Pietro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    Trotta, Francesco Bruno
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1368 - 1376
  • [2] Side Channel Analysis and Evaluation on Cryptographic Products
    Chen Hua
    Xi Wei
    Fan Limin
    Jiao Zhipeng
    Feng Jingyi
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (08) : 1836 - 1845
  • [3] ECC Coprocessor Over a NIST Prime Field Using Fast Partial Montgomery Reduction
    Choi, Piljoo
    Lee, Mun-Kyu
    Kim, Dong Kyue
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 1206 - 1216
  • [4] Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
  • [5] Dai ZB, 2017, J ELECTRON INF TECHN, V39, P2487, DOI 10.11999/JEIT161380
  • [6] Reconfigurable hardware for high-security/high-performance embedded systems: The SAFES perspective
    Gogniat, Guy
    Wolf, Tilman
    Burleson, Wayne
    Diguet, Jean-Philippe
    Bossuet, Lilian
    Vaslin, Romain
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (02) : 144 - 155
  • [7] Kar M, 2017, ISSCC DIG TECH PAP I, P142, DOI 10.1109/ISSCC.2017.7870301
  • [8] Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture
    Lee, Jen-Wei
    Chung, Szu-Chi
    Chang, Hsie-Chia
    Lee, Chen-Yi
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (01) : 49 - 61
  • [9] Four$\mathbb {Q}$Q on Embedded Devices with Strong Countermeasures Against Side-Channel Attacks
    Liu, Zhe
    Longa, Patrick
    Pereira, Geovandro C. C. F.
    Reparaz, Oscar
    Seo, Hwajeong
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2020, 17 (03) : 536 - 549
  • [10] LIU Zhenhong, 2012, DISCRETE OPTIMIZATIO, P36