A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications

被引:12
|
作者
Renzini, Francesco [1 ]
Mucci, Claudio [2 ]
Rossi, Davide [1 ]
Scarselli, Eleonora Franchi [1 ]
Canegallo, Roberto [2 ]
机构
[1] Univ Bologna, ARCES DEI, I-40126 Bologna, Italy
[2] STMicroelectronics, I-20864 Agrate Brianza, Italy
基金
欧盟地平线“2020”;
关键词
Embedded FPGA; microcontroller; SoC; smart power; FPGA; NETWORKS;
D O I
10.1109/TCSI.2019.2930412
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a reconfigurable system on chip (SoC) for smart power applications. The system is composed of an ultra-low-power microcontroller for standard software programmability, coupled to an embedded-FPGA (eFPGA) to perform control-driven applications and lightweight digital signal processing, at lower power consumption and higher responsiveness than with processor-based execution. To the best of our knowledge, this is the first heterogeneous reconfigurable SoC targeting smart power applications. The SoC targets BCD technologies integrating bipolar, CMOS, and DMOS devices, typically featuring a small number of metal layers when compared with the traditional CMOS technologies. The added value of the proposed system is that the digital system is fully synthesizable since the eFPGA is based on a soft-core approach. This paper presents the results of integrating an eFPGA with a computational capability of $\simeq 1\text{k}$ equivalent gates in STMicroelectronics 90-nm BCD technology featuring five metal layers and high- $k$ transistors. We benchmarked our architecture on a wide range of applications relevant to the smart power domain. eFPGA integration in SoCs introduces a 20& x0025;-27& x0025; area overhead but has a straightforward benefit in terms of energy consumption, which proves reduction from about $10\times $ to $800\times $ . In terms of latency, the eFPGA implementation allows a gain from $8\times $ to $145\times $ comparing the pure cycles count.
引用
收藏
页码:489 / 501
页数:13
相关论文
共 50 条
  • [1] A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications
    Renzini, F.
    Rossi, D.
    Scarselli, E. Franchi
    Mucci, C.
    Canegallo, R.
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 241 - 244
  • [2] Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes
    Schiavone, Pasquale Davide
    Rossi, Davide
    Di Mauro, Alfio
    Gurkaynak, Frank K.
    Saxe, Timothy
    Wang, Mao
    Yap, Ket Chong
    Benini, Luca
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 677 - 690
  • [3] Soft-Core eFPGA for Smart Power Applications
    Cuppini, Matteo
    Scarselli, Eleonora Franchi
    Mucci, Claudio
    Canegallo, Roberto
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [4] A Low-Power Multimedia SoC with Fully Programmable 3D Graphics for Mobile Devices
    Woo, Jeong-Ho
    Kim, Hyejung
    Yoo, Hoi-Jun
    Sohn, Ju-Ho
    IEEE COMPUTER GRAPHICS AND APPLICATIONS, 2009, 29 (05) : 82 - 90
  • [5] mm-Wave Channel Sounding Using a Fully Programmable SoC
    Hakegard, Jan Erik
    Rustad, Helge
    Tardy, Isabelle
    Myrvoll, Tor Andre
    Ringset, Vidar
    2016 IEEE 27TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2016, : 1018 - 1023
  • [6] Smart Power Supply for FPGA/SoC
    Plattner, Markus
    Fassi, Chedi
    Berner, Aron
    2023 13TH EUROPEAN SPACE POWER CONFERENCE, ESPC, 2023,
  • [7] A RFID/NFC Based Programmable SOC for Biomedical Applications
    Bhattacharyya, Mayukh
    Gruenwald, Waldemar
    Dusch, Benjamin
    Aghassi-Hagmann, Jasmin
    Jansen, Dirk
    Reindl, Leonhard
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 78 - 79
  • [8] Smart Power Technologies Enabling Power SOC and SIP
    Pendharkar, Sameer
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [9] Programmable SoC processor for video object recognition and tracking applications
    Kurnarasamy, M.
    Woods, R.
    Miller, P.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 2004 - 2008
  • [10] Programmable multiplierless digital filter array for embedded SoC applications
    Hounsell, BI
    Arslan, T
    ELECTRONICS LETTERS, 2001, 37 (12) : 735 - 737