Advanced Branch Predictors for Soft Processors

被引:0
|
作者
Wu, Di [1 ]
Moshovos, Andreas [1 ]
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work studies implementations of the Perceptron [1] and TAGE [2] branch predictors for general purpose, in-order pipelined single core soft processors. It proposes FPGA-friendly optimizations whose goal is to achieve high operating frequency. This work discusses the design tradeoffs and proposes a highly accurate and fast branch predictor variant based on TAGE, O-TAGE-SC. It operates at 270MHz, the maximum frequency of Altera's highest performing soft-processor Nios II-f. Using a representative subset of the SPECCPU2006 benchmarks, this work shows that O-TAGE-SC delivers 5.2% better instruction throughput versus the previously proposed gRselect predictor [3].
引用
收藏
页数:6
相关论文
共 50 条
  • [1] LOW-COST, HIGH-PERFORMANCE BRANCH PREDICTORS FOR SOFT PROCESSORS
    Wu, Di
    Aasaraai, Kaveh
    Moshovos, Andreas
    [J]. 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [2] Evaluation of dynamic branch predictors for modern ILP processors
    Ismail, NA
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (05) : 215 - 231
  • [3] An Efficient Implementation of a TAGE Branch Predictor for Soft Processors on FPGA
    Matsui, Katsunoshin
    Islam, Md Ashraful
    Kise, Kenji
    [J]. 2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 108 - 115
  • [4] Towards the adoption of Local Branch Predictors in Modern Out-of-Order Superscalar Processors
    Soundararajan, Niranjan
    Gupta, Saurabh
    Natarajan, Ragavendra
    Stark, Jared
    Pal, Rahul
    Sala, Franck
    Rappoport, Lihu
    Yoaz, Adi
    Subramoney, Sreenivas
    [J]. MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 519 - 530
  • [5] Area-aware optimizations for resource constrained branch predictors exploited in embedded processors
    Salamat, Babak
    Baniasadi, Amirali
    Deris, Kaveh Jokar
    [J]. 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 50 - +
  • [6] Branch Prediction for Network Processors
    Bermingham, David
    Liu, Zhen
    Wang, Xiaojun
    Liu, Bin
    [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 466 - +
  • [7] Controlling the power and area of neural branch predictors for practical implementation in high-performance processors
    Jimenez, Daniel A.
    Loh, Gabriel H.
    [J]. SBAC-OAD 2006: 18TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2006, : 55 - +
  • [8] Implementation Of branch delay in Superscalar processors by reducing branch penalties
    Khanna, Rubina
    Verma, Sweta
    Biswas, Ranjit
    Singh, J. B.
    [J]. 2010 IEEE 2ND INTERNATIONAL ADVANCE COMPUTING CONFERENCE, 2010, : 14 - +
  • [9] A SURVEY OF BRANCH TECHNIQUES IN PIPELINED PROCESSORS
    GONZALEZ, AM
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 36 (05): : 243 - 257
  • [10] REDUCING THE BRANCH PENALTY IN PIPELINED PROCESSORS
    LILJA, DJ
    [J]. COMPUTER, 1988, 21 (07) : 47 - 55