Timing driven gate duplication: Complexity issues and algorithms

被引：12
|
作者：
Srivastava, A [1 ]
Kastner, R [1 ]
Sarrafzadeh, M [1 ]
机构：
[1] Northwestern Univ, Dept Elect & Comp Engn, Evanston, IL 60208 USA
来源：
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN | 2000年
关键词：
D O I：
10.1109/ICCAD.2000.896512
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：447 / 450
页数：4
相关论文
共 50 条
  • [1] Timing driven gate duplication
    Srivastava, A
    Kastner, R
    Chen, CH
    Sarrafzadeh, M
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (01) : 42 - 51
  • [2] Timing driven gate duplication in technology independent phase
    Srivastava, A
    Chen, CH
    Sarrafzadeh, M
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 577 - 582
  • [3] Timing driven gate duplication in technology independent phase
    Srivastava, A
    Chen, CH
    Sarrafzadeh, M
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2673 - 2680
  • [4] On the complexity of gate duplication
    Srivastava, A
    Kastner, R
    Sarrafzadeh, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1170 - 1176
  • [5] A gate duplication technique for timing optimization
    Chen, CH
    Tsu, CY
    Ahmadi, M
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2003, 28 (01): : 37 - 40
  • [6] Timing optimization of logic network using gate duplication
    Chen, CH
    Tsui, CY
    [J]. PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 233 - 236
  • [7] On Complexity Issues of Online Learning Algorithms
    Yao, Yuan
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2010, 56 (12) : 6470 - 6481
  • [8] Some issues in the theory of optimal algorithms and informational complexity
    Popov N.M.
    [J]. Computational Mathematics and Modeling, 2001, 12 (2) : 137 - 156
  • [9] Performance-driven technology mapping with MSG partition and selective gate duplication
    Wang, Chi-Shong
    Yeh, Chingwei
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (04) : 953 - 973
  • [10] Multilevel (Hierarchical) Optimization: Complexity Issues, Optimality Conditions, Algorithms
    Chinchuluun, Altannar
    Pardalos, Panos M.
    Huang, Hong-Xuan
    [J]. ADVANCES IN APPLIED MATHEMATICS AND GLOBAL OPTIMIZATION, 2009, 17 : 197 - +
12345