Implementation of RISC processor on FPGA

被引：0

作者：

Mane, Pravin S. ^{[1
]}

Gupta, Indra ^{[2
]}

Vasantha, M. K. ^{[2
]}

机构：

[1] Mody Inst Technol & Sci, Dept Comp Sci & Engn, Lakshmangarh 332311, India

[2] Indian Inst Technol, Dept Elect Engn, Roorkee 247667, Uttar Pradesh, India

来源：

2006 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-6 | 2006年

关键词：

architecture; FPGA; VHDL;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A true 16-bit RISC processor has been designed using VHDL. Hierarchical approach has been used so that basic units can be modeled using behavioral programming. These basic units are combined using structural programming. Four stage (viz. instruction fetch stage, instruction decode stage, execution stage and memory/IO-writeback stage) pipelining is used to improve the overall CPI (Clock Cycles per Instruction). Hardwired control approach is used to design the control unit as against microprogrammed control approach in conventional CISC processor. The processor has one input port, one output port and six hardware vectored interrupts along with 16-bit address bus and 16-bit data bus. Structural hazards are dealt with the implementation of prefetch unit, data hazards are dealt with forwarding and control hazards are dealt with flushing and stalling. The design has been implemented on FPGA for verification purpose.

引用

页码：1462 / +

页数：2

共 50 条

[1] Design and Implementation of a RISC V Processor on FPGA
Poli, Ludovico
Saha, Sangeet
Zhai, Xiaojun
Mcdonald-Maier, Klaus D.
[J]. 2021 17TH INTERNATIONAL CONFERENCE ON MOBILITY, SENSING AND NETWORKING (MSN 2021), 2021, : 161 - 166
[2] Pipelined RISC Processor Design and FPGA Implementation
Gao, Lixin
Zha, Hongshan
[J]. INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS II, PTS 1-3, 2013, 336-338 : 1550 - 1553
[3] FPGA implementation of RISC-based memory-centric processor architecture
Efnusheva, Danijela
[J]. International Journal of Advanced Computer Science and Applications, 2019, 10 (09): : 6 - 17
[4] FPGA Implementation of RISC-based Memory-centric Processor Architecture
Efnusheva, Danijela
[J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (09) : 6 - 17
[5] FPGA IMPLEMENTATION AND INTEGRATION OF A RECONFIGURABLE CAN-BASED CO-PROCESSOR TO THE COFFEE RISC PROCESSOR
Shamani, Farid
Sevom, Vida Fakour
Ahonen, Tapani
Nurmi, Jari
[J]. 2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
[6] Low Power Pipelined 8-bit RISC Processor Design and Implementation on FPGA
Jeemon, Jikku
[J]. 2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 476 - 481
[7] FPGA prototyping of a RISC processor core for embedded applications
Gschwind, M
Salapura, V
Maurer, D
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 241 - 250
[8] FPGA Implementation of Simple Processor
Butorac, Marko
Vucic, Mladen
[J]. 2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 137 - 140
[9] FPGA Implementation of Low Power Pipelined 32-Bit RISC Processor Using Clock Gating
Shashidar, R.
Kumar, R. Santhosh
MahalingaSwamy, A. M.
Roopa, M.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DATA ENGINEERING AND COMMUNICATION TECHNOLOGY, ICDECT 2016, VOL 2, 2017, 469 : 769 - 777
[10] Direct FPGA-based Power Profiling for a RISC Processor
Cernazanu-Glavan, Cosmin
Marcu, Marius
Amaricai, Alexandru
Fedeac, Stefan
Ghenea, Madalin
Wang, Zheng
Chattopadhyay, Anupam
Weinstock, Jan
Leupers, Rainer
[J]. 2015 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2015, : 1578 - 1583

← 1 2 3 4 5 →