Impacts of level-2 cache on performance of multimedia systems and applications

被引：0

作者：

Asaduzzaman, Abu ^{[1
]}

Rani, Manira ^{[1
]}

Koivisto, Darryl ^{[2
]}

机构：

[1] Florida Atlantic Univ, CES Dept, 777 Glades Rd, Boca Raton, FL 33431 USA

[2] Mirabilis Design Inc, Architecture Modeling Grp, San Jose, CA USA

来源：

SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS | 2007年

关键词：

multimedia system; multimedia application; performance analysis; cache memory hierarchy; VisualSim;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Multimedia systems normally suffer while processing multimedia applications because of their limited resources. The demand for tremendous amount of processing power raises serious challenges for multimedia systems and applications. Studies show that cache memory has strong influence on the performance of multimedia systems and applications. In our previous work, we optimize level-1 cache parameters to enhance the performance of portable devices running MPEG4 decoder. The focus of this paper is to evaluate the impacts of level-2 cache on the performance of multimedia systems running MPEG4 and H.264/AVC encoders. We develop VisualSim model and C++ code to run the simulation. We measure miss rates, CPU utilization, and power consumed by varying level-2 cache size. Simulation results show that the performance of multimedia systems and applications can be enhanced by optimizing level-2 cache.

引用

页码：342 / +

页数：3

共 50 条

[1] An Effective Measurement Technique of Level-2 Cache Performance for Multicore Embedded Systems
Mridh, Muhammad F.
Asaduzzaman, Abu
Saha, Aloke K.
[J]. 2013 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2013,
[2] Impact of level-2 cache sharing on the performance and power requirements of homogeneous multicore embedded systems
Asaduzzaman, Abu
Sibai, Fadi N.
Rani, Maniral
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2009, 33 (5-6) : 388 - 397
[3] LEVEL-2 CACHE FOR HIGH-PERFORMANCE /390 MU-PROCESSORS
BARSUHN, H
LOEHLEIN, W
WENDEL, D
WILLE, U
COPPENS, P
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 303 - 310
[4] An analysis of cache performance of multimedia applications
Xu, ZY
Sohoni, S
Min, R
Hu, YM
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (01) : 20 - 38
[5] Performance and Energy Consumption Optimization by Tuning Level-2 Cache Attributes for Real-Time Signal Processing Systems
Asaduzzaman, Abu
Sibai, Fadi N.
[J]. PROCEEDINGS OF THE IEEE SOUTHEASTCON 2009, TECHNICAL PROCEEDINGS, 2009, : 398 - +
[6] Performance of the UVIT Level-2 pipeline
S. K. Ghosh
S. N. Tandon
P. Joseph
A. Devaraj
D. S. Shelat
C. S. Stalin
[J]. Journal of Astrophysics and Astronomy, 2021, 42
[7] Performance of the UVIT Level-2 pipeline
Ghosh, S. K.
Tandon, S. N.
Joseph, P.
Devaraj, A.
Shelat, D. S.
Stalin, C. S.
[J]. JOURNAL OF ASTROPHYSICS AND ASTRONOMY, 2021, 42 (02)
[8] A media cache structure for multimedia applications in embedded systems
Lee, Jung-hoon
[J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (16): : 1302 - 1308
[9] MASSIVE ALPHA-MICROPROCESSOR HAS LEVEL-2 CACHE ON CHIP
MYRVAAGNES, R
[J]. ELECTRONIC PRODUCTS MAGAZINE, 1994, 37 (05): : 18 - 18
[10] APPLICATIONS OF LEVEL-2 BLAS IN THE NAG LIBRARY
DUCROZ, JJ
MAYES, PJD
WASNIEWSKI, J
WILSON, S
[J]. PARALLEL COMPUTING, 1988, 8 (1-3) : 345 - 350

← 1 2 3 4 5 →