A fault-tolerant connected-cycle-based mesh architecture

被引:1
|
作者
Huang, JM [1 ]
机构
[1] Feng Chia Univ, Dept Informat Engn, Taichung 407, Taiwan
关键词
fault tolerance; reliability; reconfiguration; connected-cycle;
D O I
10.1080/02533839.2001.9670611
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Four consecutive nodes in a conventional mesh structure are first organized as a connected-cycle module. And then, multiple connected-cycle modules are combined with multiple bus sets and spare nodes to form the fault tolerant connected-cycle-based mesh architecture (FT-CCBM). With this architecture, two reconfiguration schemes, both based on the modular block, are developed. Both schemes can eliminate the spare substitution domino effect during the reconfiguration process. Simulation results show that it appears to be better to implement the FT-CCBM with 3 or 4 bus sets, and that both schemes provide for an increase in reliability over the interstitial redundancy scheme (Singh, 1988) and the multi-level fault tolerance mesh (MFTM) (Hwang, 1996), at the same redundant spare ratio. Especially, with global reconfiguration, the reliability improvement ratios per spare (RIPS) can be at least twice of that of the MFTM scheme. Furthermore, the lower port complexity in spare nodes as compared to those in both of the aforementioned schemes, and versatility in reconfiguration capability are two additional merits of the proposed architecture.
引用
收藏
页码:103 / 112
页数:10
相关论文
共 50 条
  • [1] Multicast protection scheme based on Hamiltonian cycle in fault-tolerant optical mesh networks
    Wang, Xingwei
    Guo, Lei
    Cao, Jiannong
    Wu, Jingjing
    Hou, Weigang
    [J]. OPTICAL FIBER TECHNOLOGY, 2010, 16 (05) : 292 - 298
  • [2] ORIGIN-BASED FAULT-TOLERANT ROUTING IN THE MESH
    LIBESKINDHADAS, R
    BRANDT, E
    [J]. FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 603 - 615
  • [3] Fault-tolerant routing in mesh-connected 2D tori
    Oh, E
    Kim, JS
    Lee, HO
    [J]. COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS, 2003, 2659 : 527 - 536
  • [4] A FAULT-TOLERANT MULTITRANSPUTER ARCHITECTURE
    KUMAR, RK
    SINHA, SK
    PATNAIK, LM
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (02) : 75 - 81
  • [5] Fault-Tolerant Architecture for AUVs
    Baraniuk, Tui
    Simoni, Roberto
    Weihmann, Lucas
    [J]. 2018 IEEE/OES AUTONOMOUS UNDERWATER VEHICLE WORKSHOP (AUV), 2018,
  • [6] ARCHITECTURE OF FAULT-TOLERANT COMPUTERS
    SIEWIOREK, DP
    [J]. COMPUTER, 1984, 17 (08) : 9 - 18
  • [7] FAULT-TOLERANT ROUTING IN MESH ARCHITECTURES
    OLSON, A
    SHIN, KG
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (11) : 1225 - 1232
  • [8] Fault-Tolerant Hamiltonian Connectivity and Fault-Tolerant Hamiltonicity of the Fully Connected Cubic Networks
    Ho, Tung-Yang
    Lin, Cheng-Kuan
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2009, 25 (06) : 1855 - 1862
  • [9] A Secure and Fault-Tolerant Architecture for LoRaWAN Based on Blockchain
    Ribeiro, Victor
    Filho, Raimir Holanda
    Ramos, Alex
    [J]. 2019 3RD CYBER SECURITY IN NETWORKING CONFERENCE (CSNET), 2019,