Analog design challenges inn nanometer CMOS technologies

被引：0
|
作者：
Sansen, Willy [1 ]
机构：
[1] KU, Louvain, Belgium
来源：
2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：290 / 290
页数：1
相关论文
共 50 条
  • [1] Analog design challenges in nanometer CMOS technologies
    Sansen, Willy
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 5 - +
  • [2] Modeling and Design for Reliability of Analog Integrated Circuits in Nanometer CMOS Technologies
    Gielen, Georges
    Maricau, Elie
    De Wit, Pieter
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 3 - 16
  • [3] Challenges in analog IC design in submicron CMOS technologies
    Sansen, W
    1996 IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN - PROCEEDINGS, 1996, : 72 - 78
  • [4] Analog CMOS Design in Nanometer Regime
    Sharroush, Sherif M.
    JORDAN JOURNAL OF ELECTRICAL ENGINEERING, 2024, 10 (04): : 563 - 593
  • [5] High-voltage low-power analog design in nanometer CMOS technologies
    Bazaijani, Seyfi
    Mathe, Lennart
    Yuan, Dana
    Hinrichs, Jeff
    Miao, Guoqing
    PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 149 - 154
  • [6] Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies
    Gielen, G.
    De Wit, P.
    Maricau, E.
    Loeckx, J.
    Martin-Martinez, J.
    Kaczer, B.
    Groeseneken, G.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1164 - +
  • [7] Design and reliability challenges in nanometer technologies
    Borkar, S
    Karnik, T
    De, V
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 75 - 75
  • [8] Design methodologies and tools for circuit design in CMOS nanometer technologies
    Gielen, Georges G. E.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 21 - +
  • [9] Design methodologies and tools for circuit design in CMOS nanometer technologies
    Gielen, Georges G. E.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 21 - 32
  • [10] Power dissipation and interconnect noise challenges in nanometer CMOS technologies
    Ekekwe N.
    IEEE Potentials, 2010, 29 (03): : 26 - 31
12345