共 50 条
- [1] A RECURSIVE CARRY-LOOKAHEAD/CARRY-SELECT HYBRID ADDER [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (12) : 1495 - 1499
- [3] A 3.5 NS, 64 BIT, carry-lookahead adder [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 297 - 300
- [6] ACLA: An Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction [J]. PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 115 - 121
- [7] The design of an asynchronous carry-lookahead adder based on data characteristics [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 647 - 656
- [8] The C-testability analyze of the SuperBlock carry-lookahead adder (SBCLA) [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 469 - 472
- [10] A structured approach for optimizing 4-bit carry-lookahead adder [J]. Open Electrical and Electronic Engineering Journal, 2014, 8 (01): : 133 - 142