A novel 49-level asymmetrical modular multilevel inverter: analysis, comparison and validation

被引：7

作者：

Salari, Ebrahim ^{[1
]}

Falehi, Ali Darvish ^{[2
]}

机构：

[1] Islamic Azad Univ, Dept Elect Engn, Karaj Branch, Karaj, Iran

[2] Islamic Azad Univ, Dept Elect Engn, Shadegan Branch, Shadegan, Iran

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2019年 / 101卷 / 03期

关键词：

Modular multilevel inverter; Reduced structure; Asymmetrical/symmetrical multilevel inverter; THD; TOPOLOGY;

D O I：

10.1007/s10470-019-01542-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

High progresses in the field of power electronic create an appropriate bed to introduce new and upgraded multilevel inverter topologies. Such these topologies contain remarkable inherent advantages like: high quality staircase sinusoidal output voltage, low number of switches, low peak inverse voltage, et cetera. In this paper, a novel modular asymmetrical multilevel inverter is proposed to reduce the number of inverter's components, and accordingly make a cost-effective structure with excellent voltage-step creation. In accordance with the configuration of utilized switches and magnetite of DC voltage source, the proposed structure can provide a high-step staircase sinusoidal voltage without high increase of semiconductors. Consider this; symmetrical condition of the proposed structure also takes low number of switches as compared to other symmetrical structures. Finally, both the MATLAB/SIMULINK and experimental results have confirmed the accurate operation and voltage-step creation capability of the suggested multilevel inverter.

引用

页码：611 / 622

页数：12

共 50 条

[1] A novel 49-level asymmetrical modular multilevel inverter: analysis, comparison and validation
Ebrahim Salari
Ali Darvish Falehi
[J]. Analog Integrated Circuits and Signal Processing, 2019, 101 : 611 - 622
[2] Real-Time Implementation of Novel 49-level Asymmetric Cascaded Multilevel Inverter
Dhanamjayulu, C.
Arunkumar, G.
Elangovan, D.
[J]. 2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
[3] 49-Level Cross Switched Cascade Multilevel Inverter Fed Induction Motor Drive
Rao, J. Srinivas
Tummala, Suresh Kumar
[J]. INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2024, 16 (02): : 82 - 92
[4] Comparison of PWM Techniques for a three level Modular Multilevel Inverter
Mohan, Harin M.
Vanitha, V.
Jayakumar, M.
[J]. FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 666 - 673
[5] A Novel Higher Level Symmetrical and Asymmetrical Multilevel Inverter for Solar Energy Environment
Kumar, Dhananjay
Raj, R. Akhil
Nema, Rajesh Kumar
Nema, Savita
[J]. IETE JOURNAL OF RESEARCH, 2022, 68 (05) : 3670 - 3682
[6] A new bidirectional hybrid multilevel inverter with 49-level output voltage using a single dc voltage source and reduced number of on components
Mesquita, S. J.
Antunes, F. L. M.
Daher, S.
[J]. ELECTRIC POWER SYSTEMS RESEARCH, 2017, 143 : 703 - 714
[7] Modelling and Simulation of an Asymmetrical Modular Multilevel Inverter with Less Number of Components
Thakre, Kishor
Mohanty, Kanungo Barada
Chatterjee, Aditi
[J]. EPE JOURNAL, 2020, 30 (02) : 69 - 79
[8] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
Kakar, Saifullah
Ayob, Shahrin Bin Md.
Iqbal, Atif
Nordin, Norjulia Mohamad
Bin Arif, M. Saad
Gore, Sheetal
[J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
[9] Modular three phase asymmetrical cascaded multilevel inverter with lower number of switches
Thakre, Kishor
Soni, Shashikant
Kommukuri, Vinayasagar
Chaterjee, Aditi
[J]. INTERNATIONAL JOURNAL OF MODELLING AND SIMULATION, 2023,
[10] Level shifted PWMs comparison for a 5-Level Modular Multilevel Converter (MMC) topology Inverter
Lawan, A. U.
Abbas, Haider M.
[J]. 2015 IEEE CONFERENCE ON SUSTAINABLE UTILIZATION AND DEVELOPMENT IN ENGINEERING AND TECHNOLOGY (CSUDET), 2015,

← 1 2 3 4 5 →