A hardware algorithm for computing reciprocal square root

被引:4
|
作者
Takagi, N [1 ]
机构
[1] Nagoya Univ, Dept Informat Engn, Nagoya, Aichi 4648603, Japan
关键词
D O I
10.1109/ARITH.2001.930108
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A hardware algorithm for computing the reciprocal square root which appears frequently in multimedia and graphics applications is proposed. The reciprocal square root is computed by iteration of carry-propagation-free additions, shifts, and multiplications by one digit. Different specific versions of the algorithm are possible, depending on the radix the redundancy factor of the digit set, and etc. Each version of the algorithm can be implemented as a sequential (folded) circuit or a combinational (unfolded) circuit, which has a regular array structure suitable for VLSI.
引用
收藏
页码:94 / 100
页数:7
相关论文
共 50 条
  • [1] Digit-recurrence algorithm for computing reciprocal square-root
    Takagi, N
    Matsuoka, D
    Takagi, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (01) : 221 - 228
  • [2] Decimal Square Root: Algorithm and Hardware Implementation
    Hosseiny, Adel
    Jaberipur, Ghassem
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (12) : 4195 - 4219
  • [3] Decimal Square Root: Algorithm and Hardware Implementation
    Adel Hosseiny
    Ghassem Jaberipur
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 4195 - 4219
  • [4] On infinitely precise rounding for division, square root, reciprocal and square root reciprocal
    Iordache, C
    Matula, DW
    [J]. 14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 233 - 240
  • [5] On infinitely precise rounding for division, square root, reciprocal and square root reciprocal
    Iordache, Cristina
    Matula, David W.
    [J]. Proceedings - Symposium on Computer Arithmetic, 1999, : 233 - 240
  • [6] Improving Goldschmidt division, square root, and square root reciprocal
    Ercegovac, MD
    Imbert, L
    Matula, DW
    Muller, JM
    Wei, GH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) : 759 - 763
  • [7] Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture
    Antelo, E
    Lang, T
    Montuschi, P
    Nannarelli, A
    [J]. 17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 147 - 154
  • [8] Hardware architecture design and mapping of 'Fast Inverse Square Root' algorithm
    Zafar, Saad
    Adapa, Raviteja
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [9] Hardware algorithm for computing reciprocal of Euclidean norm of a 3-D vector
    Kumazawa, Fumio
    Takagi, Naofumi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (06) : 1799 - 1806
  • [10] SQUARE ROOT HARDWARE ALGORITHM USING REDUNDANT BINARY REPRESENTATION.
    Takagi, Naofumi
    Yajima, Shuzo
    [J]. 1600, (17):