Design automation for hybrid CMOS-nanoelectronics crossbars

被引:0
|
作者
Kim, Kyosun [1 ]
Karri, Ramesh [2 ]
Orailoglu, Alex [3 ]
机构
[1] Univ Incheon, Dept Elect Engn, Inchon, South Korea
[2] Polytech Univ, Dept Elect & Comp Eng, Brooklyn, NY 11201 USA
[3] Univ Calif, Dept Comp Sci & Engn, San Diego, CA 92093 USA
关键词
CMOL FPGA; automatic layout design;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.
引用
收藏
页码:27 / +
页数:2
相关论文
共 50 条
  • [1] Energy-Efficient Design of Hybrid MTJ/CMOS and MTJ/Nanoelectronics Circuits
    Thapliyal, Himanshu
    Sharifi, Fazel
    Kumar, S. Dinesh
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (07)
  • [2] Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation
    DeHon, A
    Likharev, KK
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 375 - 382
  • [3] ESD (Electrostatic Discharge) protection design for nanoelectronics in CMOS technology
    Ker, Ming-Dou
    ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 217 - 279
  • [4] Design Automation for Cryogenic CMOS Circuits
    van Santen, Victor M.
    Walter, Marcel
    Klemme, Florian
    Parihar, Shivendra Singh
    Pahwa, Girish
    Chauhan, Yogesh S.
    Wille, Robert
    Amrouch, Hussam
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [5] Novel electrostatic discharge protection design for nanoelectronics in nanoscale CMOS technology
    Ker, MD
    Tseng, TK
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 737 - 740
  • [6] Nanoelectronics devices: More CMOS, Fusion CMOS and Beyond CMOS
    Watanabe, Hisatsune
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 5 - 8
  • [7] Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory
    Flocke, Alexander
    Noll, Tobias G.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 328 - 331
  • [8] An educational tool for design automation of CMOS cells
    Ziesemer, Adriel
    Lazzari, Cristiano
    Reis, Ricardo
    2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2007, : 149 - +
  • [9] InGaAs Nanoelectronics: from THz to CMOS
    del Alamo, J. A.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [10] A hybrid approach to nanoelectronics
    Cerofolini, GF
    Arena, G
    Camalleri, CM
    Galati, C
    Reina, S
    Renna, L
    Mascolo, D
    NANOTECHNOLOGY, 2005, 16 (08) : 1040 - 1047