Soft Error Tolerant Quasi-Delay Insensitive Asynchronous Circuits: Advancements and Challenges

被引:4
|
作者
Sakib, Ashiq A. [1 ]
机构
[1] Florida Polytech Univ, Dept Elect & Comp Engn, Lakeland, FL 33805 USA
关键词
soft errors; SEU; SEL; QDI; NCL; PCHB; single event effects;
D O I
10.1109/SBCCI53441.2021.9530001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Susceptibility to soft errors caused by radiation or other noise sources is a major concern for devices operating with limited supply voltages at scaled technology nodes. These errors are occasional abnormalities that give rise to single event effects (SEE), which may corrupt the circuit functionality. Although the insensitivity to timing variations allows quasi delay insensitive (QDI) circuits to be robust against many of the radiation or noise effects that affect the timing behavior of CMOS based synchronous digital circuits, they are still susceptible to soft errors. Various error detection, mitigation, and radiation hardening schemes for QDI circuits exist in the literature. This paper provides a comprehensive overview of the existing techniques and a comparative analysis of their significance, performance, and limitations.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] A design of asynchronous Quasi-delay insensitive computer
    Sudeng, Sufian
    Thongtak, Arthit
    [J]. CURRENT THEMES IN ENGINEERING TECHNOLOGIES, 2008, 1007 : 83 - 94
  • [2] Hysteretic threshold logic and quasi-delay insensitive asynchronous design
    Neidengard, M
    Minch, BA
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (10) : 1423 - 1428
  • [3] A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor
    Tarazona, Luis A.
    Edwards, Doug A.
    Plana, Luis A.
    [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 627 - 634
  • [4] Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits
    Chuang, Chi-Chuan
    Lai, Yi-Hsiang
    Jiang, Jie-Hong R.
    [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [5] Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits
    Lai, Yi-Hsiang
    Chuang, Chi-Chuan
    Jiang, Jie-Hong R.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (11) : 1797 - 1810
  • [6] FPGA implementation of quasi-delay insensitive microprocessor
    Sudeng, Sufian
    Thongtak, Arthit
    [J]. WCECS 2007: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, 2007, : 206 - +
  • [7] DPA on quasi delay insensitive asynchronous circuits: Formalization and improvement
    Bouesse, GF
    Renaudin, M
    Dumont, S
    Germain, F
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 424 - 429
  • [8] Effective FPGA Resource Utilization for Quasi Delay Insensitive Implementation of Asynchronous Circuits
    Chang, Yi-Fan Evan
    Huang, Ruei-Yang
    Jiang, Jie-Hong R.
    [J]. 2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 19 - 26
  • [9] Path swapping method to improve DPA resistance of Quasi Delay Insensitive Asynchronous Circuits
    Bouesse, Fraidy
    Sicard, Gilles
    Renaudin, Marc
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 384 - 398
  • [10] Fault-Tolerant Quasi Delay Insensitive Combinational Circuits in Commercial FPGA Devices
    Verducci, Orlando
    Oliveira, Duarte L.
    Moreno, Robson L.
    [J]. 2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,