共 50 条
- [1] A design of asynchronous Quasi-delay insensitive computer [J]. CURRENT THEMES IN ENGINEERING TECHNOLOGIES, 2008, 1007 : 83 - 94
- [3] A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 627 - 634
- [4] Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
- [6] FPGA implementation of quasi-delay insensitive microprocessor [J]. WCECS 2007: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, 2007, : 206 - +
- [7] DPA on quasi delay insensitive asynchronous circuits: Formalization and improvement [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 424 - 429
- [8] Effective FPGA Resource Utilization for Quasi Delay Insensitive Implementation of Asynchronous Circuits [J]. 2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 19 - 26
- [9] Path swapping method to improve DPA resistance of Quasi Delay Insensitive Asynchronous Circuits [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 384 - 398
- [10] Fault-Tolerant Quasi Delay Insensitive Combinational Circuits in Commercial FPGA Devices [J]. 2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,