New virtual substrate concept for vertical MOS transistors

被引:100
|
作者
Kasper, E [1 ]
Lyutovich, K [1 ]
Bauer, M [1 ]
Oehme, M [1 ]
机构
[1] Univ Stuttgart, Inst Halbleitertech, D-70569 Stuttgart, Germany
关键词
virtual substrate; thin relaxed SiGe buffer layer; point defects; ion bombardment; very low temperature growth; threading dislocations;
D O I
10.1016/S0040-6090(98)01317-0
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We propose a new concept of thin SiGe virtual substrates in which the interactions of point defects with dislocations play a key role. Being purposely introduced in the thin SiGe buffer layers during their metastable growth, point defects promote the relaxation of strain. Firstly, they cause dislocations to climb which helps to annihilate threading dislocation arms with opposite Burgers vectors. Secondly, condensation of point defects results in prismatic dislocation loops inside the layers which avoids nucleation from the surface sites. As a consequence, point defects reduce the density of existing threading dislocations and prevent the generation of new ones. This solution should allow the formation of virtual substrates with thin relaxed SiGe buffer layers and low threading dislocation density. In this paper, we explain how point defects can be injected using modified MBE process techniques. These techniques utilize either the injection of low energy Si+ ions or super saturation of point defects resulting from very low temperature growth. (C) 1998 Elsevier Science S.A. All rights reserved.
引用
收藏
页码:319 / 322
页数:4
相关论文
共 50 条
  • [1] New virtual substrate concept for vertical MOS transistors
    Kasper, E
    Lyutovich, K
    Bauer, M
    Oehme, M
    THIN FILMS EPITAXIAL GROWTH AND NANOSTRUCTURES, 1999, 79 : 319 - 322
  • [2] New Concept of Differential Effective Mobility in MOS Transistors
    Bennamane, K.
    Ghibaudo, G.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2019, 2019
  • [3] Fabrication of ultrashort vertical MOS-transistors
    Aeugle, T
    Risch, L
    Rosner, W
    Schafer, H
    Franosch, M
    Eller, M
    Ramcke, T
    ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 561 - 569
  • [4] Vertical MOS transistors with 70 nm channel length
    Risch, L
    Krautschneider, WH
    Hofmann, F
    Schafer, H
    Aeugle, T
    Rosner, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) : 1495 - 1498
  • [5] SUBSTRATE CURRENT NOISE IN MOS TRANSISTORS BEYOND PINCHOFF
    KLAASSEN, FM
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1971, 59 (02): : 331 - &
  • [7] SUBSTRATE CURRENT IN SILICON P-CHANNEL MOS TRANSISTORS
    RYAN, RD
    PROCEEDINGS OF THE IEEE, 1969, 57 (08) : 1424 - &
  • [8] CHARACTERISTICS OF MOS-TRANSISTORS WITH NONUNIFORM DISTRIBUTION OF IMPURITIES IN SUBSTRATE
    KRUPKINA, TY
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1985, 28 (12): : 31 - 34
  • [9] INFLUENCE OF SUBSTRATE UPON DC CHARACTERISTICS OF SILICON MOS TRANSISTORS
    VANNIELEN, JA
    MEMELINK, OW
    PHILIPS RESEARCH REPORTS, 1967, 22 (01): : 55 - +
  • [10] Device scaling effects on substrate enhanced degradation in MOS transistors
    Mohapatra, NR
    Mahapatra, S
    Rao, VR
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 287 - 292