An Energy-Efficient Computing-in-Memory Neuromorphic System with On-Chip Training

被引:114
|
作者
Zhao, Zhao
Wang, Yuan [1 ]
Zhang, Xinyue
Cui, Xiaoxin [1 ]
Huang, Ru
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
neuromorphic computing system; bio-plasticity synapses; analog computation; computing-in-memory (CIM); multiply-and-accumulate (MAC); on-chip training; NETWORK;
D O I
10.1109/biocas.2019.8918995
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The aim of neuromorphic computing system is to implement the computational power and efficiency of the human brain. Computing-in-memory (CIM) is a promising and energy-efficient way to perform intensive computations, whose structure is similar to human brain synapse. A 8.78TOPS/W biologically-inspired neuromorphic computing system for pattern recognition based on CIM architecture is presented in this work. The proposed system supports on-chip training with energy-efficient bio-plausible spike-timing-dependent plasticity (STDP) rule and performs multiply-and-accumulate (MAC) computations inside SRAM array during inference, which greatly reduces the energy consumption. Simulated in 65-nm technology, the proposed system achieves good performance and energy efficiency for pattern recognition. The total energy consumption of training and classifying per image of the proposed system is 0.20 nJ. And the proposed spiking neural network (SNN) just consumes 0.074mW at 1.0V with the throughput of 2.5M images/s in inference phase.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] SENIN: An Energy-Efficient Sparse Neuromorphic System with On-Chip Learning
    Choi, Myung-Hoon
    Choi, Seungkyu
    Sim, Jaehyeong
    Kim, Lee-Sup
    [J]. 2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [2] Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption
    Reis, Dayane
    Takeshita, Jonathan
    Jung, Taeho
    Niemier, Michael
    Hu, Xiaobo Sharon
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2300 - 2313
  • [3] Backpropagation for Energy-Efficient Neuromorphic Computing
    Esser, Steve K.
    Appuswamy, Rathinakumar
    Merolla, Paul A.
    Arthur, John V.
    Modha, Dharmendra S.
    [J]. ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 28 (NIPS 2015), 2015, 28
  • [4] An On-chip Layer-wise Training Method for RRAM based Computing-in-memory Chips
    Geng, Yiwen
    Gao, Bin
    Zhang, Qingtian
    Zhang, Wenqiang
    Yao, Peng
    Xi, Yue
    Lin, Yudeng
    Chen, Junren
    Tang, Jianshi
    Wu, Huaqiang
    Qian, He
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 248 - 251
  • [5] TRAINING DEEP SPIKING NEURAL NETWORKS FOR ENERGY-EFFICIENT NEUROMORPHIC COMPUTING
    Srinivasan, Gopalakrishnan
    Lee, Chankyu
    Sengupta, Abhronil
    Panda, Priyadarshini
    Sarwar, Syed Shakib
    Roy, Kaushik
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2020, : 8549 - 8553
  • [6] Silicon Nanowire Charge Trapping Memory for Energy-Efficient Neuromorphic Computing
    Ansari, Md. Hasan Raza
    Kannan, Udaya Mohanan
    El-Atab, Nazek
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 409 - 416
  • [7] Memlumor: A Luminescent Memory Device for Energy-Efficient Photonic Neuromorphic Computing
    Marunchenko, Alexandr
    Kumar, Jitendra
    Kiligaridis, Alexander
    Tatarinov, Dmitry
    Pushkarev, Anatoly
    Vaynzof, Yana
    Scheblykin, Ivan G.
    [J]. ACS ENERGY LETTERS, 2024, 9 (05) : 2075 - 2082
  • [8] Energy-Efficient, Two-Dimensional Analog Memory for Neuromorphic Computing
    Sharbati, Mohammad T.
    Du, Yanhao
    Xiong, Feng
    [J]. 2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [9] Energy-Efficient Advanced Data Encryption System Using Spin-Based Computing-in-Memory Architecture
    Nisar, Arshid
    Dhull, Seema
    Shreya, Sonal
    Kaushik, Brajesh Kumar
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 1736 - 1742
  • [10] On the Control of Computing-in-memory Devices with Resource-efficient Digital Circuits towards their On-chip Learning
    Kaneko, Tatsuya
    Momose, Hiroshi
    Suwa, Hitoshi
    Ono, Takashi
    Hayata, Yuriko
    Kouno, Kazuyuki
    Asai, Tetsuya
    [J]. IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2023, 14 (04): : 639 - 651