Cost-Effective Sub-20 nm Lithography: Smart Chemicals to the Rescue

被引:23
|
作者
Dammel, Ralph R. [1 ]
机构
[1] AZ Elect Mat, Unit 601 2, Sheung Wan, Hong Kong, Peoples R China
关键词
Photoresist improvement rate; equivalent NA; EUV lithography; Directed Self Assembly (DSA); contact hole shrink; line frequency multiplication; grapho-epitaxy; chemi-expitaxy; BLOCK-COPOLYMERS; POLYMER; POLYSTYRENE; DESIGN; LAYERS;
D O I
10.2494/photopolymer.24.33
中图分类号
O63 [高分子化学(高聚物)];
学科分类号
070305 ; 080501 ; 081704 ;
摘要
The increasing cost of the lithographic process, which is driven both by process complexity and by the increasing price of moving to smaller exposure wavelengths, makes approaches that use "smart chemicals" and "bottom up" patterning processes that employ molecular scale assembly processes ever more attractive. The technology that is closest to implementation in IC manufacturing is directed self-assembly (DSA) of block copolymers for contact hole shrink and line space multiplication. The current delays and limitations in EUV lithography provide further incentive to pursue DSA technology, which can be both complementary (such as in contact shrink) as well as a competitor (such as for fine line patterning). Current results indicate that DSA structure quality, line roughness measures, and defectivity are in a range that allows development work for integration into existing production to begin. Contact hole shrink may be closest to implementation, since its process integration is very similar to existing shrink material schemes. A first application for line frequency multiplication may be the replacement of multiple patterning processes with DSA schemes which have the potential to provide compelling cost and technical advantages.
引用
收藏
页码:33 / 42
页数:10
相关论文
共 50 条
  • [41] Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration
    Pourteau, M. -L.
    Gharbi, A.
    Brianceau, P.
    Dallery, J. -A.
    Laulagnet, F.
    Rademaker, G.
    Tiron, R.
    Engelmann, H. -J.
    von Borany, J.
    Heinig, K. -H.
    Rommel, M.
    Baier, L.
    MICRO AND NANO ENGINEERING, 2020, 9
  • [42] Scalability Prespective of Nanotube TFET Capacitorless DRAM in Sub-20 nm Regime
    Kamal, Alok Kumar
    Kamal, Neha
    Lahgere, Avinash
    2024 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE, LAEDC, 2024,
  • [43] Identification of sub-20 nm EUV defects with Nano-IR PiFM
    Nowak, Derek
    Grenon, Brian
    Albrecht, Tom
    Park, Sung
    METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVI, 2022, 12053
  • [44] Fabrication of Si-based nanoimprint stamps with sub-20 nm features
    Maximov, I
    Sarwe, EL
    Beck, M
    Deppert, K
    Graczyk, M
    Magnusson, MH
    Montelius, L
    MICROELECTRONIC ENGINEERING, 2002, 61-2 : 449 - 454
  • [45] Fabrication of bowtie aperture antennas for producing sub-20 nm optical spots
    Chen, Yang
    Chen, Jianfeng
    Xu, Xianfan
    Chu, Jiaru
    OPTICS EXPRESS, 2015, 23 (07): : 9093 - 9099
  • [46] Large Area High Density Sub-20 nm SiO2 Nanostructures Fabricated by Block Copolymer Template for Nanoimprint Lithography
    Park, Hui Joon
    Kang, Myung-Gyu
    Guo, L. Jay
    ACS NANO, 2009, 3 (09) : 2601 - 2608
  • [47] Simulating Massively Parallel Electron Beam Inspection for sub-20 nm Defects
    Bunday, Benjamin D.
    Mukhtar, Maseeh
    Quoi, Kathy
    Thiel, Brad
    Malloy, Matt
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424
  • [48] Sub-20 nm scratch nanolithography for Si using scanning probe microscopy
    Ogino, Takumi
    Nishimura, Shinya
    Shirakashi, Jun-ichi
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A): : 6908 - 6910
  • [49] Novel CD control of HTPSM by advanced process for sub-20 nm tech
    Jo, Sangjin
    Choi, Chungseon
    Oh, Sunghyun
    Ha, Taejoong
    Lee, Youngmo
    Kim, Sangpyo
    Yim, Donggyu
    PHOTOMASK TECHNOLOGY 2015, 2015, 9635
  • [50] SrTiOx for sub-20 nm DRAM technology nodes-Characterization and modeling
    Kaczer, B.
    Larcher, L.
    Vandelli, L.
    Reisinger, H.
    Popovici, M.
    Clima, S.
    Ji, Z.
    Joshi, S.
    Swerts, J.
    Redolfi, A.
    Afanas'ev, V. V.
    Jurczak, M.
    MICROELECTRONIC ENGINEERING, 2015, 147 : 126 - 129