Low cost self-testing implementation for MISTY1 cryptographic algorithm

被引:0
|
作者
Tirtea, Rodica [1 ]
Vladutiu, Mircea [2 ]
Deconinck, Geert [3 ]
机构
[1] Univ Oradea, Dept Comp Sci, Oradea, Romania
[2] Politehn Univ Timisoara, Dept Comp Sci, Timisoara, Romania
[3] Katholieke Univ Leuven, IEEE, ESAT ELECTA, Leuven, Belgium
关键词
D O I
10.1109/INDIN.2007.4384742
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Side-channcl attacks (i.e. fault analysis attacks) exploit vulnerabilities generated by faults in cryptographic implementations. Given the consequences of a successful attack (which can retrieve key information with a quite low cost), error detection mechanisms need to be implemented to protect cryptographic implementations. However the available mechanisms generate large overhead both in hardware and time and other low cost error detection techniques are required. We propose in this paper a new error detection technique, relying on information redundancy. This technique uses complemented duplication. A case study is presented for MISTY1 cryptographic algorithm. The error propagation for MISTY1 is analyzed. Trade-off analysis of different resources required for detection mechanisms is included. The cost of the detection mechanism using this technique is lower than the costs of the previously available techniques.
引用
收藏
页码:119 / +
页数:2
相关论文
共 50 条
  • [1] Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
    Yamamoto, Dai
    Yajima, Jun
    Itoh, Kouichi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (01) : 3 - 12
  • [2] A very compact hardware implementation of the MISTY1 block cipher
    Yamamoto, Dai
    Yajima, Jim
    Itoh, Kouichi
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 315 - 330
  • [3] Low Power High Speed MISTY1 Cryptography Approaches
    Rjoub, Abdoul
    Ghabashneh, Ehab M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (13)
  • [4] An Implementation of Self-Testing
    Diebelis, Edgars
    Bicevskis, Janis
    DATABASES AND INFORMATION SYSTEMS, 2010, : 487 - 502
  • [5] A time and area efficient hardware implementation of the misty1 block cipher
    Kitsos, P
    Koufopavlou, O
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 794 - 797
  • [6] Design Space Exploration for High-Speed Implementation of the MISTY1 Block Cipher
    Hasan, Raza
    Khizar, Yasir
    Mahmood, Salman
    Sheikh, Muhammad Kashif
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2021, 2021
  • [7] IMPLEMENTATION OF VLSI SELF-TESTING BY REGULARIZATION
    YOU, Y
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (12) : 1261 - 1271
  • [8] A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher
    Kitsos, P. (pkitsos@ee.upatras.gr), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [9] Supervised HIV self-testing to inform implementation and scale up of self-testing in Zimbabwe
    Mavedzenge, Sue Napierala
    Sibanda, Euphemia
    Mavengere, Yvonne
    Hatzold, Karin
    Mugurungi, Owen
    Ncube, Getrude
    Cowan, Frances
    JOURNAL OF THE INTERNATIONAL AIDS SOCIETY, 2015, 18
  • [10] A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher
    Kitsos, P
    Galanis, MD
    Koufopavlou, O
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4641 - 4644