共 50 条
- [4] CMOS Amplifier Design Based on Extended gm/ID Methodology [J]. 2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
- [5] A design approach for class-AB operational amplifier using the gm/ID methodology [J]. Analog Integrated Circuits and Signal Processing, 2024, 119 : 43 - 55
- [8] Settling Time and Noise Optimization of a Three-Stage Operational Transconductance Amplifier [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 205 - 208
- [9] A gm/Id Based Methodology for Design Reuse of CMOS Operational Amplifiers [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (08): : 1626 - 1632
- [10] Operational amplifier power optimization for a given total (slewing plus linear) settling time [J]. 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 247 - 253