Novel Bumping Process for Solder on Pad Technology

被引:20
|
作者
Choi, Kwang-Seong [1 ]
Bae, Ho-Eun [1 ]
Bae, Hyun-Cheol [1 ]
Eom, Yong-Sung [1 ]
机构
[1] ETRI, IT Mat & Components Lab, Taejon, South Korea
关键词
Maskless bumping; low-volume solder on pad (SoP) technology; resin; powdered solder; Sn3.0Ag0.5Cu; INTEGRATION; POLYMER;
D O I
10.4218/etrij.13.0212.0302
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel bumping process using solder bump maker is developed for the maskless low-volume solder on pad (SoP) technology of fine-pitch flip chip bonding. The process includes two main steps: one is the aggregation of powdered solder on the metal pads on a substrate via an increase in temperature, and the other is the reflow of the deposited powder to form a low-volume SoP Since the surface tension that exists when the solder is below its melting point is the major driving force of the solder deposit, only a small quantity of powdered solder adjacent to the pads can join the aggregation process to obtain a uniform, low-volume SoP array on the substrate, regardless of the pad configurations. Through this process, an SoP array on an organic substrate with a pitch of 130 mu m is successfully formed.
引用
收藏
页码:340 / 343
页数:4
相关论文
共 50 条
  • [1] Novel Bumping Material for Solder-on-Pad Technology
    Choi, Kwang-Seong
    Chu, Sun-Woo
    Lee, Jong-Jin
    Sung, Ki-Jun
    Bae, Hyun-Cheol
    Lim, Byeong-Ok
    Moon, Jong-Tae
    Eom, Yong-Sung
    ETRI JOURNAL, 2011, 33 (04) : 637 - 640
  • [2] Advanced solder bumping technology through super solder
    Hikasa, K
    Irie, H
    TWENTY FIRST IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1997, : 48 - 55
  • [3] Stacked solder bumping technology for improved solder joint reliability
    Liu, XS
    Xu, SY
    Lu, GQ
    Dillard, DA
    MICROELECTRONICS RELIABILITY, 2001, 41 (12) : 1979 - 1992
  • [4] Effect of Bond Pad Surface Finish on AuSn Solder Bumping Using Laser Solder Jetting
    Jaafar, Norhanani Binte
    Choong, Chong Ser
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 821 - 824
  • [5] A low cost bumping process for flip chip-technology using electroless nickel bumping and solder ball placement
    Motulla, G
    Kasulke, P
    Heinricht, K
    Ostmann, A
    Zakel, E
    Reichl, H
    Aszdasht, G
    Kloser, J
    1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 174 - 181
  • [6] Eutectic solder flip chip technology - Bumping and assembly process development for CSP/BGA
    Aoki, H
    Takubo, C
    Nakazawa, T
    Honma, S
    Doi, K
    Miyata, M
    Ezawa, H
    Hiruta, Y
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 325 - 331
  • [7] A review of soft errors and the low α-solder bumping process in 3-D packaging technology
    D. H. Jung
    A. Sharma
    J. P. Jung
    Journal of Materials Science, 2018, 53 : 47 - 65
  • [8] Numerical Simulation of Solder Spreading and Solidification during Solder Jet Bumping Process
    Tian, Dewen
    Wang, Chunqing
    Tian, Yanhong
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 472 - 478
  • [9] A review of soft errors and the low α-solder bumping process in 3-D packaging technology
    Jung, D. H.
    Sharma, A.
    Jung, J. P.
    JOURNAL OF MATERIALS SCIENCE, 2018, 53 (01) : 47 - 65
  • [10] Effect of Pad Design (SMD/NSMD), Via-in-Pad, and Reflow Profile Parameters on Voiding During the Lead-free Solder Bumping Process
    Pandiarajan, Ganesh
    Iyer, Satyanarayan Satya
    Chennagiri, Gurudutt
    Havens, Ross
    Srihari, Krishnaswami Hari
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1777 - 1782